VERIFICATION AND OPTIMIZATION FOR LSI & PCB LAYOUT.

被引：0
|
作者：
Brady, H.Nelson
Smith II, Robert J.
机构：
来源：
Proceedings - Design Automation Conference | 1981年
关键词：
PRINTED CIRCUITS - Computer Aided Design;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Layout optimization involves interconnection wiring modifications, which improve aesthetic appearance, fabrication characteristics, routability, and reliability of routed boards/chips. Requirements and capabilities of a general purpose layout optimizer are presented, then organization and processing flow of the progam are outlined. The functional decomposition and modular structure of this system are presented. Results achieved by using the verifier/optimizer on large printed circuit boards and gate arrays are given.
引用
收藏
页码：365 / 371
相关论文
共 50 条
  • [1] Shit-Net: an Aid in MSI and LSI Layout.
    Brinkmann, Klaus Dieter
    NTZ Nachrichtentechnische Zeitschrift, NTZ Communications Journal, 1977, 30 (12): : 929 - 935
  • [2] EFFICIENT TWO-DIMENSIONAL PLACEMENT ALGORITHM FOR THE MASTER-SLICE LSI LAYOUT.
    Goto, Satoshi
    NEC Research and Development, 1982, (65): : 24 - 32
  • [3] A PROCEDURE FOR WIRING VERIFICATION OF LSI LAYOUT DESIGNS
    KANADA, H
    OKAZAKI, K
    SAEKI, M
    YAHARA, T
    ELECTRONICS & COMMUNICATIONS IN JAPAN, 1978, 61 (10): : 47 - 54
  • [4] Testability of IC Layout.
    Barke, Erich
    NTZ. Nachrichtentechnische Zeitschrift, 1981, 34 (11): : 758 - 766
  • [5] 'GZP' ALGORITHM IN LAYOUT.
    Cook, P.W.
    Hsieh, H.H.
    1600, (26):
  • [6] GATE MATRIX LAYOUT.
    Wing, Omar
    Huang, Shuo
    Wang, Rui
    1600, (CAD-4):
  • [7] VIRTUAL GRID SYMBOLIC LAYOUT.
    Weste, Neil
    Proceedings - Design Automation Conference, 1981, : 225 - 233
  • [8] ISOSONIC TEMPLATES FOR PLANT LAYOUT.
    Hudec, Edward J.R.
    Kishel, Chester J.
    1975, 7 (04): : 422 - 426
  • [9] KEYBOARD CURSOR CONTROL LAYOUT.
    Williams, J.A.
    IBM technical disclosure bulletin, 1983, 26 (04): : 1967 - 1968
  • [10] AUTOMATED SYNTHESIS OF IC LAYOUT.
    Rathmell, J.G.
    Journal of Electrical and Electronics Engineering, Australia, 1983, 3 (04): : 257 - 265
12345