Architectural power estimation based on behavior level profiling

被引：0
|
作者：
Univ of South Florida, Tampa, United States [1 ]
机构：
来源：
VLSI Des | / 3卷 / 255-270期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [1] Architectural power estimation based on behavior level profiling
    Katkoori, S
    Vemuri, R
    VLSI DESIGN, 1998, 7 (03) : 255 - 270
  • [2] Power estimation for intellectual property-based digital systems at the architectural level
    Durrani, Yaseer Arafat
    Riesgo, Teresa
    JOURNAL OF KING SAUD UNIVERSITY-COMPUTER AND INFORMATION SCIENCES, 2014, 26 (03) : 287 - 295
  • [3] Architectural level hierarchical power estimation of control units
    Chen, RY
    Irwin, MJ
    Bajwa, RS
    ELEVENTH ANNUAL IEEE INTERNATIONAL ASIC CONFERENCE - PROCEEDINGS, 1998, : 211 - 215
  • [4] Simulation based architectural power estimation for PLA-Based controllers
    Katkoori, S
    Vemuri, R
    1996 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN - DIGEST OF TECHNICAL PAPERS, 1996, : 121 - 124
  • [5] Effective capacitance macro-modelling for architectural-level power estimation
    Khellah, MM
    Elmasry, MI
    PROCEEDINGS OF THE 8TH GREAT LAKES SYMPOSIUM ON VLSI, 1998, : 414 - 419
  • [6] Power estimation for architectural exploration of HW/SW communication on system-level buses
    Fornaciari, W
    Sciuto, D
    Silvano, C
    PROCEEDINGS OF THE SEVENTH INTERNATIONAL WORKSHOP ON HARDWARE/SOFTWARE CODESIGN (CODES'99), 1999, : 152 - 156
  • [7] Power analysis methods in architectural level
    Li, Jia
    Xu, Yong-Jun
    Li, Xiao-Wei
    Wang, Xin-Ping
    Xitong Fangzhen Xuebao / Journal of System Simulation, 2004, 16 (12): : 2821 - 2824
  • [8] Instruction level power profiling
    Mehta, H
    Owens, RM
    Irwin, MJ
    1996 IEEE INTERNATIONAL CONFERENCE ON ACOUSTICS, SPEECH, AND SIGNAL PROCESSING, CONFERENCE PROCEEDINGS, VOLS 1-6, 1996, : 3326 - 3329
  • [9] Architecture-level performance estimation method based on system-level profiling
    Ueda, K
    Sakanushi, K
    Takeuchi, Y
    Imai, M
    IEE PROCEEDINGS-COMPUTERS AND DIGITAL TECHNIQUES, 2005, 152 (01): : 12 - 19
  • [10] Architectural Level Sub-threshold Leakage Power Estimation of SRAM Arrays with its Peripherals
    Navlakha, Nupur
    Garg, Lokesh
    Boolchandani, Dharmendar
    Sahula, Vineet
    VLSI DESIGN AND TEST, VDAT 2013, 2013, 382 : 312 - 321
12345