MEMORY COMPATIBLE LOGIC SCHEME FOR JOSEPHSON TUNNELING MEMORIES.

被引：0
|
作者：
Herrell, D.J.
Landman, B.S.
Zappe, H.H.
机构：
来源：
| 1607年 / 18期
关键词：
Compendex;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
DATA STORAGE, CRYOELECTRIC
引用
收藏
相关论文
共 50 条
  • [1] REPLACING SEQUENTIAL LOGIC WITH READ ONLY MEMORIES.
    Prioste, Jerry E.
    Electronic Engineering (London), 1976, 48 (575): : 35 - 38
  • [2] False Memories. The sins of memory.
    Immler, Nicole
    ZEITSCHRIFT FUR GESCHICHTSWISSENSCHAFT, 2010, 58 (09) : 744 - 746
  • [3] SPECIAL PURPOSE LOGIC-ENHANCED MEMORIES.
    Alexander, Peter T.
    Buley, Ernest R.
    Hatt Jr., Earl
    1977, : 780 - 784
  • [4] DECODING SCHEME FOR MOS RANDOM-ACCESS MEMORIES.
    Anderson, K.
    Arzubi, L.
    IBM Technical Disclosure Bulletin, 1975, 17 (10): : 2832 - 2833
  • [5] FEMTOJOULE JOSEPHSON TUNNELING LOGIC GATES
    HERRELL, DJ
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1974, SC 9 (05) : 277 - 282
  • [6] Changing memories. Holocaust memory in Hungary since 1945
    Fritz, Regina
    ZEITGESCHICHTE, 2006, 33 (06) : 303 - +
  • [7] Mood and autobiographical memory: effects on the intensity of school memories.
    Boyano, Jose T.
    Mora, Juan A.
    ANALES DE PSICOLOGIA, 2015, 31 (03): : 1035 - 1043
  • [8] JOSEPHSON LOGIC AND MEMORY CIRCUITS
    HERRELL, DJ
    IEEE TRANSACTIONS ON MAGNETICS, 1979, 15 (06) : 1880 - 1885
  • [9] Emerging CMOS Compatible Magnetic Memories and Logic
    Sverdlov, Viktor
    Fiorentini, Simone
    Ender, Johannes
    Goes, Wolfgang
    de Orio, Roberto L.
    Selberherr, Siegfried
    LATIN AMERICAN ELECTRON DEVICES CONFERENCE (LAEDC 2020), 2020,
  • [10] Emerging CMOS Compatible Magnetic Memories and Logic
    Ender, Johannes
    Fiorentini, Simone
    De Orio, Roberto L.
    Goes, Wolfgang
    Sverdlov, Viktor
    Selberherr, Siegfried
    IEEE JOURNAL OF THE ELECTRON DEVICES SOCIETY, 2021, 9 : 456 - 463
12345