Investigation of SOI MOSFETs with ultimate thickness

被引：1
|
作者：
Ernst, T. [1 ,3 ]
Munteanu, D. [1 ]
Cristoloveanu, S. [1 ]
Ouisse, T. [1 ]
Horiguchi, S. [2 ]
Ono, Y. [2 ]
Takahashi, Y. [2 ]
Murase, K. [2 ]
机构：
[1] LPCS/ENSERG, 23 Rue des Martyrs, BP 257, 38016 Grenoble Cedex, France
[2] NTT Basic Research Laboratories, 3-1, Morinosato Wakamiya, Atsugi-shi, Kanagawa Pref., 243-0198, Japan
[3] STMicroelectronics, 38920 Crolles, France
来源：
Microelectronic Engineering | 1999年 / 48卷 / 01期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：339 / 342
相关论文
共 50 条
  • [41] Variability in SOI Schottky barrier MOSFETs
    Feste, S. F.
    Zhang, M.
    Knoch, J.
    Zhang, S. -L.
    Mantl, S.
    ULIS 2008: PROCEEDINGS OF THE 9TH INTERNATIONAL CONFERENCE ON ULTIMATE INTEGRATION ON SILICON, 2008, : 27 - +
  • [42] Enhanced substrate current in SOI MOSFETs
    Su, P
    Goto, K
    Sugii, T
    Hu, CM
    IEEE ELECTRON DEVICE LETTERS, 2002, 23 (05) : 282 - 284
  • [43] On the scaling limit of ultrathin SOI MOSFETs
    Lu, WY
    Taur, Y
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (05) : 1137 - 1141
  • [44] Multiple-gate SOI MOSFETs
    Colinge, JP
    SOLID-STATE ELECTRONICS, 2004, 48 (06) : 897 - 905
  • [45] Transient Response of 0.18-μm SOI MOSFETs and SRAM Bit-Cells to Heavy-Ion Irradiation for Variable SOI Film Thickness
    Aditya, Kritika
    Jha, Chandan K.
    Basra, Sanjeev
    Jatana, H. S.
    Dixit, Abhisek
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (11) : 4826 - 4833
  • [46] Short-channel Effects and Sub-Surface Behavior in Bulk MOSFETs and Nanoscale DG-SOI- MOSFETs: A TCAD Investigation
    Kansal, Harshit
    Medury, Aditya Sankar
    2019 SILICON NANOELECTRONICS WORKSHOP (SNW), 2019, : 37 - 38
  • [47] Investigation of deep submicron single and double gate SOI MOSFETs in accumulation mode for enhanced performance
    Rauly, E
    Iñiguez, B
    Flandre, D
    ELECTROCHEMICAL AND SOLID STATE LETTERS, 2001, 4 (03) : G28 - G30
  • [48] Modeling of the Channel Thickness Influence on Electrical Characteristics and Series Resistance in Gate-Recessed Nanoscale SOI MOSFETs
    Karsenty, A.
    Chelly, A.
    ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2013, 2013
  • [49] Impact of scaling silicon film thickness on hot carrier effects in thin film fully depleted SOI mosfets
    Banna, SR
    Chan, PCH
    Chan, M
    Ko, PK
    1996 54TH ANNUAL DEVICE RESEARCH CONFERENCE DIGEST, 1996, : 112 - 113
  • [50] Modeling and Implementation of Subthreshold Characteristics of Accumulation-Mode MOSFETs for Various SOI Layer Thickness and Impurity Concentrations
    Kuroda, R.
    Teramoto, A.
    Cheng, W.
    Sugawa, S.
    Ohmi, T.
    2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 47 - +
12345