Modeling of the Channel Thickness Influence on Electrical Characteristics and Series Resistance in Gate-Recessed Nanoscale SOI MOSFETs

被引:0
|
作者
Karsenty, A. [1 ]
Chelly, A. [2 ]
机构
[1] Jerusalem Coll Technol, Fac Engn, IL-91160 Jerusalem, Israel
[2] Bar Ilan Univ, Fac Engn, IL-52900 Ramat Gan, Israel
关键词
D O I
10.1155/2013/801634
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ultrathin body (UTB) and nanoscale body (NSB) SOI-MOSFET devices, sharing a similar W/L but with a channel thickness of 46 nm and lower than 5 nm, respectively, were fabricated using a selective "gate-recessed" process on the same silicon wafer. Their current-voltage characteristics measured at room temperature were found to be surprisingly different by several orders of magnitude. We analyzed this result by considering the severe mobility degradation and the influence of a huge series resistance and found that the last one seems more coherent. Then the electrical characteristics of the NSB can be analytically derived by integrating a gate voltage-dependent drain source series resistance. In this paper, the influence of the channel thickness on the series resistance is reported for the first time. This influence is integrated to the analytical model in order to describe the trends of the saturation current with the channel thickness. This modeling approach may be useful to interpret anomalous electrical behavior of other nanodevices in which series resistance and/or mobility degradation is of a great concern.
引用
收藏
页数:10
相关论文
共 50 条
  • [1] Influence of Series Massive Resistance on Capacitance and Conductance Characteristics in Gate-Recessed Nanoscale SOI MOSFETs
    Karsenty, Avraham
    Chelly, Avraham
    ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2013, 2013 (2013)
  • [2] Anomalous DIBL Effect in Fully Depleted SOI MOSFETs Using Nanoscale Gate-Recessed Channel Process
    Karsenty, Avi
    Chelly, Avraham
    ACTIVE AND PASSIVE ELECTRONIC COMPONENTS, 2015, 2015
  • [3] Impact of Channel Thickness on the Electrical Characteristics of Nanoscale Double Gate SOI MOSFET with Metal Source-Drain
    Fathipour, Morteza
    Ahangari, Zahra
    COMMAD: 2008 CONFERENCE ON OPTOELECTRONIC AND MICROELECTRONIC MATERIALS & DEVICES, 2008, : 144 - +
  • [4] Comparison of the scaling characteristics of nanoscale SOI N-channel multiple-gate MOSFETs
    Aniket A. Breed
    Kenneth P. Roenker
    Analog Integrated Circuits and Signal Processing, 2008, 56 : 135 - 141
  • [5] TiN metal gate thickness influence on fully depleted SOI MOSFETs physical and electrical properties
    Widiez, J
    Vinet, M
    Poiroux, T
    Holliger, P
    Previtali, B
    Grosgeorges, P
    Mouis, M
    Deleonibus, S
    2005 IEEE International SOI Conference, Proceedings, 2005, : 30 - 31
  • [6] Application, modeling and limitations of Y-function based methods for massive series resistance in nanoscale SOI MOSFETs
    Karsenty, A.
    Chelly, A.
    SOLID-STATE ELECTRONICS, 2014, 92 : 12 - 19
  • [7] Modeling of subthreshold characteristics for undoped and doped deep nanoscale short channel double-gate MOSFETs
    靳晓诗
    刘溪
    吴美乐
    揣荣岩
    JungHee Lee
    JongHo Lee
    Journal of Semiconductors, 2012, 33 (12) : 27 - 30
  • [8] Modeling of subthreshold characteristics for undoped and doped deep nanoscale short channel double-gate MOSFETs
    靳晓诗
    刘溪
    吴美乐
    揣荣岩
    Jung-Hee Lee
    Jong-Ho Lee
    Journal of Semiconductors, 2012, (12) : 27 - 30
  • [9] Modeling of subthreshold characteristics for undoped and doped deep nanoscale short channel double-gate MOSFETs
    Jin Xiaoshi
    Liu Xi
    Wu Meile
    Chuai Rongyan
    Jung-Hee Lee
    Jong-Ho Lee
    JOURNAL OF SEMICONDUCTORS, 2012, 33 (12)
  • [10] RECESSED-CHANNEL STRUCTURE FOR FABRICATING ULTRATHIN SOI MOSFET WITH LOW SERIES RESISTANCE
    CHAN, MS
    ASSADERAGHI, F
    PARKE, SA
    HU, CM
    KO, PK
    IEEE ELECTRON DEVICE LETTERS, 1994, 15 (01) : 22 - 24