Modeling of the Channel Thickness Influence on Electrical Characteristics and Series Resistance in Gate-Recessed Nanoscale SOI MOSFETs

被引:0
|
作者
Karsenty, A. [1 ]
Chelly, A. [2 ]
机构
[1] Jerusalem Coll Technol, Fac Engn, IL-91160 Jerusalem, Israel
[2] Bar Ilan Univ, Fac Engn, IL-52900 Ramat Gan, Israel
关键词
D O I
10.1155/2013/801634
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ultrathin body (UTB) and nanoscale body (NSB) SOI-MOSFET devices, sharing a similar W/L but with a channel thickness of 46 nm and lower than 5 nm, respectively, were fabricated using a selective "gate-recessed" process on the same silicon wafer. Their current-voltage characteristics measured at room temperature were found to be surprisingly different by several orders of magnitude. We analyzed this result by considering the severe mobility degradation and the influence of a huge series resistance and found that the last one seems more coherent. Then the electrical characteristics of the NSB can be analytically derived by integrating a gate voltage-dependent drain source series resistance. In this paper, the influence of the channel thickness on the series resistance is reported for the first time. This influence is integrated to the analytical model in order to describe the trends of the saturation current with the channel thickness. This modeling approach may be useful to interpret anomalous electrical behavior of other nanodevices in which series resistance and/or mobility degradation is of a great concern.
引用
收藏
页数:10
相关论文
共 50 条
  • [31] Investigation of Channel Backscattering Characteristics for Nanoscale SOI MOSFETs Using a New Temperature-Dependent Method
    Lee, Wei
    Su, Pin
    2008 IEEE INTERNATIONAL SOI CONFERENCE, PROCEEDINGS, 2008, : 73 - 74
  • [32] Characteristics of double-gate, dual-strained-channel, fully-depleted SOI MOSFETs
    Department of Electronic Engineering, Xi'an University of Technology, Xi'an 710048, China
    Pan Tao Ti Hsueh Pao, 2008, 2 (338-343): : 338 - 343
  • [33] GATE-VOLTAGE-DEPENDENT EFFECTIVE CHANNEL LENGTH AND SERIES RESISTANCE OF LDD MOSFETS
    HU, GJ
    CHANG, C
    CHIA, YT
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1987, 34 (12) : 2469 - 2475
  • [34] 2D Transconductance to Drain Current Ratio Modeling of Dual Material Surrounding Gate Nanoscale SOI MOSFETs
    Balamurugan, N. B.
    Sankaranarayanan, K.
    John, M. Fathima
    JOURNAL OF SEMICONDUCTOR TECHNOLOGY AND SCIENCE, 2009, 9 (02) : 110 - 116
  • [35] Accurate modeling of the influence of back gate bias and interface roughness on the threshold voltage of nanoscale DG MOSFETs
    Biswas, Abhijit
    Bhattacherjee, Swagata
    MICROELECTRONICS RELIABILITY, 2013, 53 (03) : 363 - 370
  • [36] Wafer-Scale Fabrication of Recessed-Channel PtSe2 MOSFETs With Low Contact Resistance and Improved Gate Control
    Li, Lei
    Xiong, Kuanchen
    Marstell, Roderick J.
    Madjar, Asher
    Strandwitz, Nicholas C.
    Hwang, James C. M.
    McEvoy, Niall
    McManus, John B.
    Duesberg, Georg S.
    Goeritz, Alexander
    Wietstruck, Matthias
    Kaynak, Mehmet
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2018, 65 (10) : 4102 - 4108
  • [37] Intelligent Modeling of Electrical Characteristics of Multi-Channel Gate All Around Silicon Nanosheet MOSFETs Induced by Work Function Fluctuation
    Akbar, Chandni
    Li, Yiming
    Sung, Wen-Li
    2022 IEEE 22ND INTERNATIONAL CONFERENCE ON NANOTECHNOLOGY (NANO), 2022, : 261 - 264
  • [38] Modeling and Implementation of Subthreshold Characteristics of Accumulation-Mode MOSFETs for Various SOI Layer Thickness and Impurity Concentrations
    Kuroda, R.
    Teramoto, A.
    Cheng, W.
    Sugawa, S.
    Ohmi, T.
    2007 IEEE INTERNATIONAL SOI CONFERENCE PROCEEDINGS, 2007, : 47 - +
  • [39] Analytical Modeling of Threshold Voltage and Interface Ideality Factor of Nanoscale Ultrathin Body and Buried Oxide SOI MOSFETs With Back Gate Control
    Fasarakis, Nikolaos
    Karatsori, Theano
    Tassis, Dimitrios H.
    Theodorou, Christoforos G.
    Andrieu, Francois
    Faynot, Olivier
    Ghibaudo, Gerard
    Dimitriadis, Charalabos A.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2014, 61 (04) : 969 - 975
  • [40] A Compact Two Dimensional Analytical Modeling of Nanoscale Fully Depleted Dual Material Gate Strained SOI/SON MOSFETs for Subdued SCEs
    Sarkhel, Saheli
    Manna, Bibhas
    Sarkar, Subir Kumar
    JOURNAL OF LOW POWER ELECTRONICS, 2014, 10 (03) : 383 - 391