Modeling of the Channel Thickness Influence on Electrical Characteristics and Series Resistance in Gate-Recessed Nanoscale SOI MOSFETs

被引:0
|
作者
Karsenty, A. [1 ]
Chelly, A. [2 ]
机构
[1] Jerusalem Coll Technol, Fac Engn, IL-91160 Jerusalem, Israel
[2] Bar Ilan Univ, Fac Engn, IL-52900 Ramat Gan, Israel
关键词
D O I
10.1155/2013/801634
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Ultrathin body (UTB) and nanoscale body (NSB) SOI-MOSFET devices, sharing a similar W/L but with a channel thickness of 46 nm and lower than 5 nm, respectively, were fabricated using a selective "gate-recessed" process on the same silicon wafer. Their current-voltage characteristics measured at room temperature were found to be surprisingly different by several orders of magnitude. We analyzed this result by considering the severe mobility degradation and the influence of a huge series resistance and found that the last one seems more coherent. Then the electrical characteristics of the NSB can be analytically derived by integrating a gate voltage-dependent drain source series resistance. In this paper, the influence of the channel thickness on the series resistance is reported for the first time. This influence is integrated to the analytical model in order to describe the trends of the saturation current with the channel thickness. This modeling approach may be useful to interpret anomalous electrical behavior of other nanodevices in which series resistance and/or mobility degradation is of a great concern.
引用
收藏
页数:10
相关论文
共 50 条
  • [41] ATLAS™ based simulation study of the electrical characteristics of dual-metal-gate (DMG) fully-depleted (FD) recessed-source/drain (Re-S/D) SOI MOSFETs
    Saramekala, Gopi Krishna
    Jit, Satyabrata
    Tiwari, Pramod Kumar
    2014 INTERNATIONAL CONFERENCE ON ADVANCES IN ELECTRICAL ENGINEERING (ICAEE), 2014,
  • [42] DETERMINATION OF THE GATE-VOLTAGE DEPENDENT SERIES RESISTANCE AND CHANNEL LENGTH IN SUB MICRON LDD-MOSFETS
    OTTEN, JAM
    KLAASSEN, FM
    MICROELECTRONIC ENGINEERING, 1991, 15 (1-4) : 555 - 558
  • [43] Compact modeling of the effects of parasitic internal fringe capacitance on the threshold voltage of high-k gate-dielectric nanoscale SOI MOSFETs
    Kumar, MJ
    Gupta, SK
    Venkataraman, V
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2006, 53 (04) : 706 - 711
  • [44] Influence of InGaN channel thickness on electrical characteristics of AlGaN/InGaN/GaN HFETs
    Wang, R. -L.
    Su, Y. -K.
    Chen, K. -Y.
    ELECTRONICS LETTERS, 2006, 42 (12) : 718 - 719
  • [45] Source/drain series resistances of nanoscale ultra-thin-body SOI MOSFETs with undoped or very-low-doped channel regions
    Ke, Wei
    Han, Xu
    Xu, Bojuan
    Liu, Xiaoyan
    Wang, Xinan
    Zhang, Tianyi
    Han, Ruqi
    Zhang, Shengdong
    SEMICONDUCTOR SCIENCE AND TECHNOLOGY, 2006, 21 (10) : 1416 - 1421
  • [46] Modeling the threshold voltage of long and short-channel fully depleted SOI MOSFETs with back gate substrate induced surface effects
    Imam, MA
    Osman, MA
    Osman, AA
    1997 21ST INTERNATIONAL CONFERENCE ON MICROELECTRONICS - PROCEEDINGS, VOLS 1 AND 2, 1997, : 343 - 346
  • [47] Influence of surface orientation on electrical characteristics in MOSFETs with slightly tilted off-axis channel
    Momose, Hisayo S.
    2008 9TH INTERNATIONAL CONFERENCE ON SOLID-STATE AND INTEGRATED-CIRCUIT TECHNOLOGY, VOLS 1-4, 2008, : 126 - 129
  • [48] Characterization of distribution of trap states in silicon-on-insulator layers by front-gate characteristics in n-channel SOI MOSFETs
    Kajiwara, Kenji
    Nakajima, Yoshikata
    Hanajiri, Tatsuro
    Toyabe, Toru
    Sugano, Takuo
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2008, 55 (07) : 1702 - 1707
  • [49] 2-DIMENSIONAL ANALYTICAL MODELING OF THE SOURCE DRAIN ENGINEERING INFLUENCE ON SHORT-CHANNEL EFFECTS IN SOI MOSFETS
    JOACHIM, HO
    YAMAGUCHI, Y
    INOUE, Y
    TSUBOUCHI, N
    JAPANESE JOURNAL OF APPLIED PHYSICS PART 1-REGULAR PAPERS SHORT NOTES & REVIEW PAPERS, 1995, 34 (2B): : 822 - 826
  • [50] Optimization of recessed and elevated silicide source/drain contact structure using physical compact resistance modeling and simulation in ultra-thin body SOI MOSFETs
    Kim, SD
    Johnson, JB
    Yuan, J
    Woo, JCS
    SIMULATION OF SEMICONDUCTOR PROCESSES AND DEVICES 2004, 2004, : 247 - 250