Error analysis for ultra dense nanomagnet logic circuits

被引：0
|
作者：
机构：
[1] Shah, Faisal A.
[2] Csaba, Gyorgy
[3] Niemier, Michael T.
[4] Hu, Xiaobo S.
[5] Porod, Wolfgang
[6] Bernstein, Gary H.
来源：
Shah, Faisal A. (fshah@nd.edu) | 1600年 / American Institute of Physics Inc.卷 / 117期
关键词：
Magnets;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [21] A Reconfigurable PLA Architecture for Nanomagnet Logic
    Crocker, Michael
    Niemier, Michael
    Hu, X. Sharon
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2012, 8 (01)
  • [22] Ultra-Low Voltage CMOS Logic Circuits
    Melek, Luiz A. P.
    Schneider, Marcio C.
    Galup-Montoro, Carlos
    PROCEEDINGS OF THE 2014 ARGENTINE SCHOOL OF MICRO-NANOELECTRONICS, TECHNOLOGY AND APPLICATIONS (EAMTA), 2014, : 1 - 7
  • [23] Magnetoelastic Clock System for Nanomagnet Logic
    Vacca, Marco
    Graziano, Mariagrazia
    Di Crescenzo, Luca
    Chiolerio, Alessandro
    Lamberti, Andrea
    Balma, Davide
    Canavese, Giancarlo
    Celegato, Federica
    Enrico, Emanuele
    Tiberto, Paola
    Boarino, Luca
    Zamboni, Maurizio
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2014, 13 (05) : 963 - 973
  • [24] Reducing soft error rate in logic circuits through approximate logic functions
    Sierawski, Brian D.
    Bhuva, Bharat L.
    Massengill, Lloyd W.
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2006, 53 (06) : 3417 - 3421
  • [25] Clocking Structures and Power Analysis for Nanomagnet-Based Logic Devices
    Niemier, M. T.
    Hu, X. S.
    Alam, M.
    Bernstein, G.
    Porod, W.
    Putney, M.
    DeAngelis, J.
    ISLPED'07: PROCEEDINGS OF THE 2007 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2007, : 26 - 31
  • [26] Nanomagnet Logic Computing by magnetic ordering
    Csaba, Gyorgy
    Becherer, Markus
    IEEE NANOTECHNOLOGY MAGAZINE, 2020, 14 (01) : 6 - 13
  • [27] Partial error masking to reduce soft error failure rate in logic circuits
    Mohanram, K
    Touba, NA
    18TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2003, : 433 - 440
  • [28] Yield analysis of logic circuits
    Appello, D
    Fudoli, A
    Giarda, K
    Gizdarski, E
    Mathew, B
    Tancorre, V
    22ND IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2004, : 103 - 108
  • [29] ANALYSIS OF SEQUENTIAL LOGIC CIRCUITS
    PAI, D
    LEWIN, D
    COMPUTER JOURNAL, 1974, 17 (01): : 64 - 68
  • [30] RELIABILITY ANALYSIS OF LOGIC CIRCUITS
    DESMARAIS, P
    KRIEGER, M
    IEEE TRANSACTIONS ON RELIABILITY, 1975, R 24 (01) : 46 - 52
12345