Error analysis for ultra dense nanomagnet logic circuits

被引：0
|
作者：
机构：
[1] Shah, Faisal A.
[2] Csaba, Gyorgy
[3] Niemier, Michael T.
[4] Hu, Xiaobo S.
[5] Porod, Wolfgang
[6] Bernstein, Gary H.
来源：
Shah, Faisal A. (fshah@nd.edu) | 1600年 / American Institute of Physics Inc.卷 / 117期
关键词：
Magnets;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [31] Reliability Analysis of Logic Circuits
    Choudhury, Mihir R.
    Mohanram, Kartik
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2009, 28 (03) : 392 - 405
  • [32] Secure Logic Locking with Strain-Protected Nanomagnet Logic
    Hassan, Naimul
    Edwards, Alexander J.
    Bhattacharya, Dhritiman
    Shihab, Mustafa M.
    Venkat, Varun
    Zhou, Peng
    Hu, Xuan
    Kundu, Shamik
    Kuruvila, Abraham P.
    Basu, Kanad
    Atulasimha, Jayasimha
    Makris, Yiorgos
    Friedman, Joseph S.
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 127 - 132
  • [33] Probabilistic Error Modeling for Nano-Domain Logic Circuits
    Rejimon, Thara
    Lingasubramanian, Karthikeyan
    Bhanja, Sanjukta
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2009, 17 (01) : 55 - 65
  • [34] Online error detection method for quantum reversible logic circuits
    Feng, Ran
    Wang, Youren
    Chen, Yan
    Zhang, Zhai
    Yi Qi Yi Biao Xue Bao/Chinese Journal of Scientific Instrument, 2010, 31 (11): : 2534 - 2541
  • [35] Trigonometric Method to Handle Realistic Error Probabilities in Logic Circuits
    Yu, Chien-Chih
    Hayes, John P.
    2011 DESIGN, AUTOMATION & TEST IN EUROPE (DATE), 2011, : 64 - 69
  • [36] New structures of the concurrent error detection systems for logic circuits
    Sapozhnikov, V. V.
    Sapozhnikov, Vl. V.
    Efanov, D. V.
    Dmitriev, V. V.
    AUTOMATION AND REMOTE CONTROL, 2017, 78 (02) : 300 - 312
  • [37] ERROR TREES AND CALCULATION RULES FOR FAILURE PERFORMANCE OF LOGIC CIRCUITS
    SCHALLOPP, B
    INTERNATIONALE ELEKTRONISCHE RUNDSCHAU, 1971, 25 (01): : 7 - +
  • [38] New structures of the concurrent error detection systems for logic circuits
    V. V. Sapozhnikov
    Vl. V. Sapozhnikov
    D. V. Efanov
    V. V. Dmitriev
    Automation and Remote Control, 2017, 78 : 300 - 312
  • [39] Design diversity for concurrent error detection in sequential logic circuits
    Mitra, S
    McCluskey, EJ
    19TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 2001, : 178 - 183
  • [40] PEARL: Performance Analysis of Ultra Low Power Reversible Logic Circuits against DPA Attacks
    Padmini, C.
    Ravindra, J. V. R.
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4344 - 4349
12345