A Reconfigurable PLA Architecture for Nanomagnet Logic

被引:7
|
作者
Crocker, Michael [1 ]
Niemier, Michael [1 ]
Hu, X. Sharon [1 ]
机构
[1] Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA
关键词
Nanotechnology; nanomagnet logic; quantum-dot cellular automata; defect tolerance; logic mapping; benchmarking;
D O I
10.1145/2093145.2093146
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In order to continue the performance and scaling trends that we have come to expect from Moore's Law, many emergent computational models, devices, and technologies are actively being studied to either replace or augment CMOS technology. Nanomagnet Logic (NML) is one such alternative. NML operates at room temperature, it has the potential for low power consumption, and it is CMOS compatible. In this aricle, we present an NML programmable logic array (PLA) based on a previously proposed reprogrammable quantum-dot cellular automata PLA design. We also discuss the fabrication and simulation validation of the circuit structures unique to the NML PLA, present area, energy, and delay estimates for the NML PLA, compare the area of NML PLAs to other reprogrammable nanotechnologies, and analyze how architectural-level redundancy will affect performance and defect tolerance in NML PLAs. We will use results from this study to shape a concluding discussion about, which architectures appear to be most suitable for NML.
引用
收藏
页数:25
相关论文
共 50 条
  • [1] Simulation Studies of Nanomagnet-Based Logic Architecture
    Carlton, David B.
    Emley, Nathan C.
    Tuchfeld, Eduard
    Bokor, Jeffrey
    NANO LETTERS, 2008, 8 (12) : 4173 - 4178
  • [2] Reconfigurable Photonic Logic Architecture: An Overview
    Silva, Vitor
    Barata, Manuel
    Vieira, Manuela
    TECHNICAL INNOVATION FOR SMART SYSTEMS (DOCEIS 2017), 2017, 499 : 447 - 462
  • [3] A variable grain logic cell architecture for reconfigurable logic cores
    Amagasaki, Motoki
    Yamaguchi, Ryoichi
    Matsuyama, Kazunori
    Iida, Masahiro
    Sueyoshi, Toshinori
    2007 INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, PROCEEDINGS, VOLS 1 AND 2, 2007, : 550 - 553
  • [4] Reconfigurable logic controller architecture, programming, implementation
    Milik, A
    Hrynkiewicz, E
    PROGRAMMABLE DEVICES AND SYSTEMS 2001, 2002, : 163 - 168
  • [5] Self-reconfigurable Logic Controller Architecture
    Doligalski, Michal
    MULTIMEDIA AND UBIQUITOUS ENGINEERING, 2014, 308 : 411 - 416
  • [6] Target architecture automation for reconfigurable logic blocks
    Srinivasan, M
    Panchanathan, S
    ERSA '04: THE 2004 INTERNATIONAL CONFERENCE ON ENGINEERING OF RECONFIGURABLE SYSTEMS AND ALGORITHMS, 2004, : 315 - 315
  • [7] Virtual Clocking for NanoMagnet Logic
    Vacca, Marco
    Cairo, Fabrizio
    Turvani, Giovanna
    Riente, Fabrizio
    Zamboni, Maurizio
    Graziano, Mariagrazia
    IEEE TRANSACTIONS ON NANOTECHNOLOGY, 2016, 15 (06) : 962 - 970
  • [8] Biosequences analysis on NanoMagnet Logic
    Wang, J.
    Vacca, M.
    Graziano, M.
    RuoRoch, M.
    Zamboni, M.
    2013 INTERNATIONAL CONFERENCE ON IC DESIGN AND TECHNOLOGY (ICICDT), 2013, : 131 - 134
  • [9] Multilayer Nanomagnet Threshold Logic
    Zhou, Peng
    Gnoli, Luca
    Sadriwala, Mustafa M.
    Riente, Fabrizio
    Turvani, Giovanna
    Hassan, Naimul
    Hu, Xuan
    Vacca, Marco
    Friedman, Joseph S.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2021, 68 (04) : 1944 - 1949
  • [10] Logic-In-Memory: A NanoMagnet Logic Implementation
    Cofano, M.
    Santoro, G.
    Vacca, M.
    Pala, D.
    Causapruno, G.
    Cairo, F.
    Riente, F.
    Turvani, G.
    Roch, M. Ruo
    Zamboni, M.
    Graziano, M.
    2015 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI, 2015, : 286 - 291