A Reconfigurable PLA Architecture for Nanomagnet Logic

被引:7
|
作者
Crocker, Michael [1 ]
Niemier, Michael [1 ]
Hu, X. Sharon [1 ]
机构
[1] Univ Notre Dame, Dept Comp Sci & Engn, Notre Dame, IN 46556 USA
关键词
Nanotechnology; nanomagnet logic; quantum-dot cellular automata; defect tolerance; logic mapping; benchmarking;
D O I
10.1145/2093145.2093146
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
In order to continue the performance and scaling trends that we have come to expect from Moore's Law, many emergent computational models, devices, and technologies are actively being studied to either replace or augment CMOS technology. Nanomagnet Logic (NML) is one such alternative. NML operates at room temperature, it has the potential for low power consumption, and it is CMOS compatible. In this aricle, we present an NML programmable logic array (PLA) based on a previously proposed reprogrammable quantum-dot cellular automata PLA design. We also discuss the fabrication and simulation validation of the circuit structures unique to the NML PLA, present area, energy, and delay estimates for the NML PLA, compare the area of NML PLAs to other reprogrammable nanotechnologies, and analyze how architectural-level redundancy will affect performance and defect tolerance in NML PLAs. We will use results from this study to shape a concluding discussion about, which architectures appear to be most suitable for NML.
引用
收藏
页数:25
相关论文
共 50 条
  • [21] Evaluation of variable grain logic cell architecture for reconfigurable device
    Amagasaki, Motoki
    Shimokawa, Takurou
    Matsuyama, Kazunori
    Yamaguchi, Ryoichi
    Nakayama, Hideaki
    Hamabe, Naoto
    Iida, Masahiro
    Sueyoshi, Toshinori
    IFIP VLSI-SOC 2006: IFIP WG 10.5 INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION & SYSTEM-ON-CHIP, 2006, : 198 - +
  • [22] Stateful-NOR based reconfigurable architecture for logic implementation
    Mane, Pravin
    Talati, Nishil
    Riswadkar, Ameya
    Raghu, Ramesh
    Ramesha, C. K.
    MICROELECTRONICS JOURNAL, 2015, 46 (06) : 551 - 562
  • [23] An Efficient Reconfigurable Architecture by Characterizing Most Frequent Logic Functions
    Ahmadpour, Iman
    Khaleghi, Behnam
    Asadi, Hossein
    2015 25TH INTERNATIONAL CONFERENCE ON FIELD PROGRAMMABLE LOGIC AND APPLICATIONS, 2015,
  • [24] A Heterogeneous Architecture Template for Application Domain Specific Reconfigurable Logic
    Bostelmann, Timm
    Sawitzki, Sergei
    PROCEEDINGS 23RD AUSTRIAN WORKSHOP ON MICROELECTRONICS (AUSTROCHIP 2015), 2015, : 9 - 14
  • [25] A Reconfigurable Architecture with Sequential Logic-Based Stochastic Computing
    Najafi, M. Hassan
    Li, Peng
    Lilja, David J.
    Qian, Weikang
    Bazargan, Kia
    Riedel, Marc
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2017, 13 (04)
  • [26] Digit-serial reconfigurable FPGA logic block architecture
    Lee, H
    Sobelman, GE
    1998 IEEE WORKSHOP ON SIGNAL PROCESSING SYSTEMS-SIPS 98: DESIGN AND IMPLEMENTATION, 1998, : 469 - 478
  • [27] A VLSI FUZZY-LOGIC CONTROLLER WITH RECONFIGURABLE, CASCADABLE ARCHITECTURE
    WATANABE, H
    DETTLOFF, WD
    YOUNT, KE
    IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1990, 25 (02) : 376 - 382
  • [28] A Conceptual Toolchain for an Application Domain Specific Reconfigurable Logic Architecture
    Bostelmann, Timm
    Sawitzki, Sergei
    2014 INTERNATIONAL CONFERENCE ON RECONFIGURABLE COMPUTING AND FPGAS (RECONFIG), 2014,
  • [29] A Prototype Chip of Reconfigurable Logic Device using Variable Grain Logic Cell Architecture
    Inoue, Kazuki
    Okamoto, Yasuhiro
    Zhao, Qian
    Yosho, Hiroki
    Yoshizawa, Komei
    Koga, Masahiro
    Amagasaki, Motoki
    Iida, Masahiro
    Kuga, Morihiro
    Sueyoshi, Toshinori
    TENCON 2010: 2010 IEEE REGION 10 CONFERENCE, 2010, : 311 - 316
  • [30] Secure Logic Locking with Strain-Protected Nanomagnet Logic
    Hassan, Naimul
    Edwards, Alexander J.
    Bhattacharya, Dhritiman
    Shihab, Mustafa M.
    Venkat, Varun
    Zhou, Peng
    Hu, Xuan
    Kundu, Shamik
    Kuruvila, Abraham P.
    Basu, Kanad
    Atulasimha, Jayasimha
    Makris, Yiorgos
    Friedman, Joseph S.
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 127 - 132