Study on leakage power estimation and reduction methodology of CMOS circuit

被引：0
|
作者：
Chen, Zhi-Qiang [1 ]
Wu, Xiao-Bo [1 ]
Yan, Xiao-Lang [1 ]
机构：
[1] Institute of VLSI Design, Zhejiang University, Hangzhou 310027, China
来源：
Zhejiang Daxue Xuebao (Gongxue Ban)/Journal of Zhejiang University (Engineering Science) | 2006年 / 40卷 / 05期
关键词：
D O I：
10.1111/j.1525-1438.2006.00385.x
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：772 / 776
相关论文
共 50 条
  • [1] A Circuit Technique for Leakage Power reduction in CMOS VLSI Circuits
    Nandyala, Venkata Ramakrishna
    Mahapatra, Kamala Kanta
    2016 INTERNATIONAL CONFERENCE ON VLSI SYSTEMS, ARCHITECTURES, TECHNOLOGY AND APPLICATIONS (VLSI-SATA), 2016,
  • [2] Nanoscale CMOS circuit leakage power reduction by double-gate device
    Kim, K
    Das, KK
    Joshi, RV
    Chuang, CT
    ISLPED '04: PROCEEDINGS OF THE 2004 INTERNATIONAL SYMPOSIUM ON LOW POWER ELECTRONICS AND DESIGN, 2004, : 102 - 107
  • [3] A circuit-level methodology for leakage power reduction of high-efficient compressors in 22-nm CMOS technology
    Mohammad Moradinezhad Maryan
    Seyed Javad Azhari
    Majid Amini-Valashani
    Analog Integrated Circuits and Signal Processing, 2022, 110 : 569 - 581
  • [4] A circuit-level methodology for leakage power reduction of high-efficient compressors in 22-nm CMOS technology
    Maryan, Mohammad Moradinezhad
    Azhari, Seyed Javad
    Amini-Valashani, Majid
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2022, 110 (03) : 569 - 581
  • [5] Leakage current estimation of CMOS circuit with stack effect
    Yong-Jun Xu
    Zu-Ying Luo
    Xiao-Wei Li
    Li-Jian Li
    Xian-Long Hong
    Journal of Computer Science and Technology, 2004, 19 : 708 - 717
  • [6] Leakage current estimation of CMOS circuit with stack effect
    Xu, YJ
    Luo, ZY
    Li, XW
    Li, LJ
    Hong, XL
    JOURNAL OF COMPUTER SCIENCE AND TECHNOLOGY, 2004, 19 (05) : 708 - 717
  • [7] Maximum leakage power estimation for CMOS circuits
    Bobba, S
    Hajj, IN
    IEEE ALESSANDRO VOLTA MEMORIAL WORKSHOP ON LOW-POWER DESIGN, PROCEEDINGS, 1999, : 116 - 124
  • [8] On estimation and optimization of leakage power in CMOS multipliers
    Kudithipudi, D.
    Nair, P.
    John, E.
    2007 50TH MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-3, 2007, : 719 - +
  • [9] Estimation of maximum power in CMOS VLSI circuit
    Li, F
    Zhao, WQ
    Tang, PS
    PROCEEDINGS OF THE 6TH INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN & COMPUTER GRAPHICS, 1999, : 375 - 379
  • [10] STUDY OF EFFECTIVENESS OF CIRCUIT LEVEL LEAKAGE POWER OPTIMIZATION TECHNIQUES IN DSM CMOS CELLS
    Chaicravarthi, Veena S.
    Prabhavathi, P.
    Sunderrajan, Ramya
    PROCEEDINGS OF THE 2011 3RD INTERNATIONAL CONFERENCE ON SOFTWARE TECHNOLOGY AND ENGINEERING (ICSTE 2011), 2011, : 733 - 738
12345