A novel CMOS 1-bit 8T full adder cell

被引：0
|
作者：
Sharma, Tripti [1 ]
Sharma, K.G. [1 ]
Singh, B.P. [1 ]
Arora, Neha [1 ]
机构：
[1] Electronics and Communication Department, FET-MITS (Deemed University), Rajasthan, India
来源：
WSEAS Transactions on Systems | 2010年 / 9卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：317 / 326
相关论文
共 50 条
  • [41] Low Power High Speed 1-bit Full Adder Circuit design at 45nm CMOS Technology
    Yadav, Ashish Kumar
    Shrivatava, Bhavana P.
    Dadoriya, Ajay Kumar
    2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 427 - 432
  • [42] Parametric analysis of a hybrid 1-bit full adder in UDSM and CNTFET Technology
    Niranjan, Neeraj Kumar
    Singh, Rajendra Bahadur
    Rizvi, Navaid Z.
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 4267 - 4272
  • [43] Design of Fast and Efficient 1-bit Full Adder and its Performance Analysis
    Shinde, Kunjan D.
    Nidagundi, Jayashree C.
    2014 INTERNATIONAL CONFERENCE ON CONTROL, INSTRUMENTATION, COMMUNICATION AND COMPUTATIONAL TECHNOLOGIES (ICCICCT), 2014, : 1275 - 1279
  • [44] Design and analysis of 1-bit hybrid full adder cells for fast computation
    Anand, Anubhav
    Dhariwal, Sandeep
    Lamba, Vijay Kumar
    Kassa, Sankit
    INTERNATIONAL JOURNAL OF ELECTRONICS, 2025, 112 (01) : 195 - 195
  • [45] New High Performance 1-Bit Full Adder Using Domino Logic
    Verma, Shekhar
    Kumar, Dhirendra
    Marwah, Gaganpreet Kaur
    2014 6TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS, 2014, : 961 - 965
  • [46] Performance Evaluation of Efficient Low Power 1-bit Hybrid Full Adder
    Upadhyay, Rahul Mani
    Chauhan, R. K.
    Kumar, Manish
    ADCAIJ-ADVANCES IN DISTRIBUTED COMPUTING AND ARTIFICIAL INTELLIGENCE JOURNAL, 2022, 11 (04): : 475 - 488
  • [47] Low-Power High-Speed Double Gate 1-bit Full Adder Cell
    Kumar, Raushan
    Roy, Sahadev
    Bhunia, C. T.
    INTERNATIONAL JOURNAL OF ELECTRONICS AND TELECOMMUNICATIONS, 2016, 62 (04) : 329 - 334
  • [48] A novel CMOS full adder
    Navi, Keivan
    Kavehie, Omid
    Rouholamini, Mahnoush
    Sahafi, Amir
    Mehrabi, Shima
    20TH INTERNATIONAL CONFERENCE ON VLSI DESIGN, PROCEEDINGS: TECHNOLOGY CHALLENGES IN THE NANOELECTRONICS ERA, 2007, : 303 - +
  • [49] A Low-Power High-Speed 16T 1-Bit Hybrid Full Adder
    Agrawal, Priya
    Raghuvanshi, D. K.
    Gupta, M. K.
    2017 INTERNATIONAL CONFERENCE ON RECENT INNOVATIONS IN SIGNAL PROCESSING AND EMBEDDED SYSTEMS (RISE), 2017, : 348 - 352
  • [50] A Novel Ultra-Low Power and PDP 8T Full Adder Design Using Bias Voltage
    Nafeez, Virani
    Nikitha, M., V
    Sunil, M. P.
    2017 2ND INTERNATIONAL CONFERENCE FOR CONVERGENCE IN TECHNOLOGY (I2CT), 2017, : 1069 - 1073
12345