A novel CMOS 1-bit 8T full adder cell

被引：0
|
作者：
Sharma, Tripti [1 ]
Sharma, K.G. [1 ]
Singh, B.P. [1 ]
Arora, Neha [1 ]
机构：
[1] Electronics and Communication Department, FET-MITS (Deemed University), Rajasthan, India
来源：
WSEAS Transactions on Systems | 2010年 / 9卷 / 03期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：317 / 326
相关论文
共 50 条
  • [31] A framework for fair performance evaluation of 1-bit full Adder cells
    Shams, AM
    Bayoumi, MA
    42ND MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS, PROCEEDINGS, VOLS 1 AND 2, 1999, : 6 - 9
  • [32] Design of 1-bit Full Adder using β-Driven Threshold Element
    Paul, Madhusmita
    Kapoor, Neha
    Modak, Rohini
    Paul, Tathagata
    Chaudhuri, Rajarshi Roy
    Chowdhury, Subhajit Dutta
    Sarkar, Mili
    2017 1ST INTERNATIONAL CONFERENCE ON ELECTRONICS, MATERIALS ENGINEERING & NANO-TECHNOLOGY (IEMENTECH), 2017,
  • [33] Performance Comparison of 1-Bit Conventional and Hybrid Full Adder Circuits
    Hussain, Inamul
    Chaudhury, Saurabh
    ADVANCES IN COMMUNICATION, DEVICES AND NETWORKING, 2018, 462 : 43 - 50
  • [34] Experimental Demonstration of a 1-Bit Full Adder in Perpendicular Nanomagnetic Logic
    Breitkreutz, Stephan
    Kiermaier, Josef
    Eichwald, Irina
    Hildbrand, Christian
    Csaba, Gyorgy
    Schmitt-Landsiedel, Doris
    Becherer, Markus
    IEEE TRANSACTIONS ON MAGNETICS, 2013, 49 (07) : 4464 - 4467
  • [35] Design of power efficient stable 1-bit full adder circuit
    Subramaniam, Shahmini
    Singh, Ajay Kumar
    Murthy, Gajula Ramana
    IEICE ELECTRONICS EXPRESS, 2018, 15 (14):
  • [36] HIGH SPEED AREA EFFICIENT 1-BIT HYBRID FULL ADDER
    Kumar, Sachin
    Kumar, Aman
    Bansal, Puneet
    2016 INTERNATIONAL CONFERENCE ON ELECTRICAL, ELECTRONICS, AND OPTIMIZATION TECHNIQUES (ICEEOT), 2016, : 682 - 686
  • [37] Low Power Ripple Carry Adder Using Hybrid 1-Bit Full Adder Circuit
    Bagwari, Ashish
    Katna, Isha
    2019 11TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMMUNICATION NETWORKS (CICN 2019), 2019, : 124 - 127
  • [38] Comparative Analysis of Carry Select Adder using 8T and 10T Full Adder Cells
    Pandey, Shivendra
    Khan, Afshan Amin
    Sarma, Rajkumar
    2014 INTERNATIONAL CONFERENCE ON COMMUNICATIONS AND SIGNAL PROCESSING (ICCSP), 2014,
  • [39] Novel 1-bit full adder cells for low-power System-On-Chip applications
    Sayed, M
    Badawy, W
    SYSTEM-ON-CHIP FOR REAL-TIME APPLICATIONS, 2003, : 314 - 323
  • [40] Performance Analysis of 1-Bit Full Adder using Different Design Techniques
    Sreelatha, P.
    Lakshmi, P. Koti
    Rao, Rameshwar
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 2262 - 2266
12345