Directory cache design for multi-core processor

被引：0
|
作者：
State Key Laboratory of High-End Server & Storage Technology , Beijing [1 ]
100085, China
机构：
来源：
Jisuanji Yanjiu yu Fazhan | / 6卷 / 1242-1253期
关键词：
Compilation and indexing terms; Copyright 2025 Elsevier Inc;
D O I：
10.7544/issn1000-1239.2015.20150140
中图分类号：
学科分类号：
摘要：
Cache memory - Cost reduction - Big data - Integrated circuit design - Memory architecture - Social aspects
引用
收藏
相关论文
共 50 条
  • [41] Physical Design of a 3D-Stacked Heterogeneous Multi-Core Processor
    Widialaksono, Randy
    Chowdhury, Rangeen Basu Roy
    Zhang, Zhenqian
    Schabel, Joshua
    Lipa, Steve
    Rotenberg, Eric
    Davis, W. Rhett
    Franzon, Paul
    2016 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2016,
  • [42] Analytic Multi-Core Processor Model for Fast Design-Space Exploration
    Jongerius, Rik
    Anghel, Andreea
    Dittmann, Gero
    Mariani, Giovanni
    Vermij, Erik
    Corporaal, Henk
    IEEE TRANSACTIONS ON COMPUTERS, 2018, 67 (06) : 755 - 770
  • [43] The Design of Microkernel Memory Management Mechanism Based on Heterogeneous Multi-core Processor
    Yun, Deng
    Yan, Zhu
    Cheng Xiaohui
    ICIIP'18: PROCEEDINGS OF THE 3RD INTERNATIONAL CONFERENCE ON INTELLIGENT INFORMATION PROCESSING, 2018, : 120 - 126
  • [44] Design and Implementation of a Multi-Core Crypto-Processor for Software Defined Radios
    Grand, Michael
    Bossuet, Lilian
    Le Gal, Bertrand
    Gogniat, Guy
    Dallet, Dominique
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2011, 6578 : 29 - +
  • [45] Improving the scalability of shared cache multi-core systems
    Prabhu, Sapna
    Daruwala, R. D.
    2014 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2014,
  • [46] Comparative evaluation of multi-core cache occupancy strategies
    Su, Feiqi
    Shi, Xudong
    Liu, Gang
    Xia, Ye
    Peir, Jih-Kwon
    2007 INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED SYSTEMS, VOLS 1 AND 2, 2007, : 209 - 216
  • [47] Understanding the Impact of Cache Performance on Multi-core Architectures
    Ramasubramaniam, N.
    Srinivas, V. V.
    Kumar, P. Pavan
    INFORMATION TECHNOLOGY AND MOBILE COMMUNICATION, 2011, 147 : 403 - 406
  • [48] An Improved Multi-core Shared Cache Replacement Algorithm
    Fang Juan
    Li Chengyan
    2012 11TH INTERNATIONAL SYMPOSIUM ON DISTRIBUTED COMPUTING AND APPLICATIONS TO BUSINESS, ENGINEERING & SCIENCE (DCABES), 2012, : 13 - 17
  • [49] Low-power L2 cache design for multi-core processors
    Chung, C. -M.
    Kim, J.
    ELECTRONICS LETTERS, 2010, 46 (09) : 618 - U33
  • [50] Investigation of L2-Cache Interferences in a NXP QorIQ T4240 Multi-core Processor
    Fish, Jonathan
    Bognar, Alfred
    ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2019, 2019, 11479 : 183 - 194
12345