Directory cache design for multi-core processor

被引：0
|
作者：
State Key Laboratory of High-End Server & Storage Technology , Beijing [1 ]
100085, China
机构：
来源：
Jisuanji Yanjiu yu Fazhan | / 6卷 / 1242-1253期
关键词：
Compilation and indexing terms; Copyright 2025 Elsevier Inc;
D O I：
10.7544/issn1000-1239.2015.20150140
中图分类号：
学科分类号：
摘要：
Cache memory - Cost reduction - Big data - Integrated circuit design - Memory architecture - Social aspects
引用
收藏
相关论文
共 50 条
  • [31] Development of a simultaneously threaded multi-core processor
    Zaghloul, SS
    Mudawar, M
    Darwish, MG
    ENABLING TECHNOLOGIES FOR THE NEW KNOWLEDGE SOCIETY, 2005, : 913 - 927
  • [32] A Reconfigurable Audio Beamforming Multi-Core Processor
    Theodoropoulos, Dimitris
    Kuzmanov, Georgi
    Gaydadjiev, Georgi
    RECONFIGURABLE COMPUTING: ARCHITECTURES, TOOLS AND APPLICATIONS, 2011, 6578 : 3 - 15
  • [33] Design and Implementation of Configurable Cache Coherence Protocol for Multi- Core Processor
    Chen Z.
    Zhou H.
    Feng Q.
    Deng R.
    Zhou, Hongwei (forrestszhw@sohu.com), 1600, Science Press (58): : 1166 - 1175
  • [34] Process Synchronization in Multiprocessor and Multi-core Processor
    Rahman, Mohammed Mahmudur
    2012 INTERNATIONAL CONFERENCE ON INFORMATICS, ELECTRONICS & VISION (ICIEV), 2012, : 554 - 559
  • [35] FPGA-BASED MULTI-CORE PROCESSOR
    Wojcik, Wojciech
    Dlugopolski, Jacek
    COMPUTER SCIENCE-AGH, 2013, 14 (03): : 459 - 474
  • [36] FPGA Verification for Heterogeneous Multi-Core Processor
    Li X.
    Tang Z.
    Li W.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2021, 58 (12): : 2684 - 2695
  • [37] Virtual Aggregated Processor in Multi-core Computers
    Huang, Z.
    Trotman, A.
    Zhang, J.
    Jia, X.
    Nowostawski, M.
    Rountree, N.
    Werstein, P.
    PDCAT 2008: NINTH INTERNATIONAL CONFERENCE ON PARALLEL AND DISTRIBUTED COMPUTING, APPLICATIONS AND TECHNOLOGIES, PROCEEDINGS, 2008, : 481 - +
  • [38] Impact of Cache Power Reduction Techniques in Multi-core Processor using Network On-Chip Paradigm
    Roy, Abinash
    Jeevan, Sandhya
    Xu, Jingye
    Chowdhury, Masud H.
    2008 INTERNATIONAL CONFERENCE ON MICROELECTRONICS, 2008, : 163 - 166
  • [39] A Practical Cache Partitioning Method for Multi-Core Processor on a Commercial Safety-Critical Partitioned RTOS
    Kim, Taeho
    IEEE ACCESS, 2025, 13 : 25505 - 25519
  • [40] The design and implementation of a first-generation CELL processor - A multi-core SoC
    Pham, D
    Asano, S
    Bolliger, M
    Day, MN
    Hofstee, HP
    Johns, C
    Kahle, J
    Kameyama, A
    Keaty, J
    Masubuchi, Y
    Riley, M
    Shippy, D
    Stasiak, D
    Suzuoki, M
    Wang, M
    Warnock, J
    Weitzel, S
    Wendel, D
    Yamazaki, T
    Yazawa, K
    2005 International Conference on Integrated Circuit Design and Technology, 2005, : 49 - 52
12345