The Design of Microkernel Memory Management Mechanism Based on Heterogeneous Multi-core Processor

被引:1
|
作者
Yun, Deng [1 ]
Yan, Zhu [1 ]
Cheng Xiaohui [1 ]
机构
[1] Guilin Univ Technol, Coll Informat Sci & Engn, Guilin 541004, Guangxi, Peoples R China
关键词
Heterogeneous multi-core; memory management; task scheduling; prediction allocation; task-slot;
D O I
10.1145/3232116.3232136
中图分类号
TP18 [人工智能理论];
学科分类号
081104 ; 0812 ; 0835 ; 1405 ;
摘要
In embedded microkernel, memory management directly affects the real-time, security and stability of the system. The main factors affecting the efficiency of memory management are time of memory allocation and memory space utilization. Therefore, the memory mechanism designed in this paper is mainly from such two aspects as time and space. In this paper, the memory prediction allocation mechanism based on historical information is used to reduce the time, and the memory combination allocation mechanism is used to improve the space utilization, so as to improve the overall performance of the embedded microkernel operating system. In addition, due to some drawbacks existing in the current task scheduling strategy for multi-core processor, this paper, combining the merits of task scheduling of global queue and local queue, designs a scheduling strategy based on task-slot, a strategy which not only considers load-balancing control but also parallel performance of the system. Finally, this paper conducts the modification on the mu C / OS-II open-source operating system with the help of the microkernel memory prediction combination model, which creates an operating system suitable for heterogeneous multi-core processor architecture. Moreover, experimental test and result analysis have been conducted, which proves that the microkernel memory prediction combination mechanism designed in this paper has good performance in accord with the development needs of the current embedded system.
引用
收藏
页码:120 / 126
页数:7
相关论文
共 50 条
  • [1] Hierarchical Memory System Design for a Heterogeneous Multi-core Processor
    Guo, Jianjun
    Lai, Mingche
    Pang, Zhengyuan
    Huang, Libo
    Chen, Fangyuan
    Dai, Kui
    Wang, Zhiying
    [J]. APPLIED COMPUTING 2008, VOLS 1-3, 2008, : 1504 - 1508
  • [2] Memory system design for a multi-core processor
    Guo, Jianjun
    Lai, Mingche
    Pang, Zhengyuan
    Huang, Libo
    Chen, Fangyuan
    Dai, Kui
    Wang, Zhiying
    [J]. CISIS 2008: THE SECOND INTERNATIONAL CONFERENCE ON COMPLEX, INTELLIGENT AND SOFTWARE INTENSIVE SYSTEMS, PROCEEDINGS, 2008, : 601 - 606
  • [3] The Design and Algorithm Mapping of A Heterogeneous Multi-core Processor for SDR
    Fang, Xing
    Chen, Shuming
    [J]. 2008 IEEE ASIA PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS (APCCAS 2008), VOLS 1-4, 2008, : 1086 - 1089
  • [4] Efficient Scheduling Mechanism for Performance-heterogeneous Multi-core Processor
    Liu Lin-dong
    Qi De-yu
    Chen Qiang
    Ruan Jin-xin
    [J]. 2014 5TH INTERNATIONAL CONFERENCE ON DIGITAL HOME (ICDH), 2014, : 342 - 346
  • [5] Triple module redundancy reliability framework design based on heterogeneous multi-core processor
    Su, Haomiao
    Lu, Tiejun
    Feng, Changlei
    Chen, Lei
    [J]. PROCEEDINGS OF THE 10TH INTERNATIONAL CONFERENCE OF INFORMATION AND COMMUNICATION TECHNOLOGY, 2021, 183 : 504 - 511
  • [6] FPGA Verification for Heterogeneous Multi-Core Processor
    Li X.
    Tang Z.
    Li W.
    [J]. Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2021, 58 (12): : 2684 - 2695
  • [7] An Operating System Architecture Design for Heterogeneous Multi-core Processor Based on Multi-master Model
    Jiang Jian-Chun
    Wang Tong-Qing
    [J]. SPORTS MATERIALS, MODELLING AND SIMULATION, 2011, 187 : 190 - 197
  • [8] Study on Static Task Scheduling Based on Heterogeneous Multi-Core Processor
    Shen Yang
    Qi Deyu
    [J]. 2017 INTERNATIONAL CONFERENCE ON COMPUTER NETWORK, ELECTRONIC AND AUTOMATION (ICCNEA), 2017, : 180 - 182
  • [9] Physical Design of a 3D-Stacked Heterogeneous Multi-Core Processor
    Widialaksono, Randy
    Chowdhury, Rangeen Basu Roy
    Zhang, Zhenqian
    Schabel, Joshua
    Lipa, Steve
    Rotenberg, Eric
    Davis, W. Rhett
    Franzon, Paul
    [J]. 2016 IEEE INTERNATIONAL 3D SYSTEMS INTEGRATION CONFERENCE (3DIC), 2016,
  • [10] A Design of the Trusted Platform Module Based on Multi-Core Processor
    Wang Yubo
    Mao Junjie
    [J]. 2011 INTERNATIONAL CONFERENCE ON FUTURE COMPUTER SCIENCE AND APPLICATION (FCSA 2011), VOL 3, 2011, : 538 - 541