共 50 条
- [3] Modelling of thin-film transistors in a polycrystalline silicon layer with large grains [J]. PROCEEDINGS OF THE FOURTH SYMPOSIUM ON THIN FILM TRANSISTOR TECHNOLOGIES, 1999, 98 (22): : 249 - 255
- [5] Threshold voltage variations induced by drain bias in short channel polycrystalline silicon thin film transistors [J]. EURODISPLAY 2009, 2009, : 283 - 286