FPGA based design of LDPC encoder

被引:0
|
作者
Zhang, Yang [1 ]
Wang, Xiu-Min [1 ]
Chen, Hao-Wei [1 ]
机构
[1] College of Information Engineering, China Jiliang University, Hangzhou 310018, China
关键词
Compendex;
D O I
暂无
中图分类号
学科分类号
摘要
Matrix algebra
引用
收藏
页码:1582 / 1586
相关论文
共 50 条
  • [31] Design of irregular LDPC codee on a single chip FPGA
    Pei, YK
    Yin, LG
    Lu, JH
    PROCEEDINGS OF THE IEEE 6TH CIRCUITS AND SYSTEMS SYMPOSIUM ON EMERGING TECHNOLOGIES: FRONTIERS OF MOBILE AND WIRELESS COMMUNICATION, VOLS 1 AND 2, 2004, : 221 - 224
  • [32] High Performance LDPC Decoder design using FPGA
    Pawankar, Shraddha
    Mohota, Nilesh
    2019 9TH INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ENGINEERING AND TECHNOLOGY: SIGNAL AND INFORMATION PROCESSING (ICETET-SIP-19), 2019,
  • [33] GF(q) LDPC decoder design for FPGA implementation
    Sulek, Wojciech
    Kucharczyk, Marcin
    Dziwoki, Grzegorz
    2013 IEEE CONSUMER COMMUNICATIONS AND NETWORKING CONFERENCE (CCNC), 2013, : 460 - 465
  • [34] Nonbinary LDPC Decoder Design and Implementation on FPGA Platform
    Tsang, Tony
    2013 IEEE 16TH INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING (CSE 2013), 2013, : 325 - 329
  • [35] Design and Implementation of Hamming Encoder and Decoder Over FPGA
    Parvez, A. H. M. Shahariar
    Rahman, Md. Mizanur
    Podder, Prajoy
    Hossain, Mohammad
    Islam, Muhammad Ashiqul
    INTERNATIONAL CONFERENCE ON COMPUTER NETWORKS AND COMMUNICATION TECHNOLOGIES (ICCNCT 2018), 2019, 15 : 1005 - 1022
  • [36] Design and Implementation Of FPGA Based Invisible Image Watermarking Encoder Using Wavelet Transformation
    Kiran, S.
    Sri, K. V. Nadhini
    Jaya, J.
    2013 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET), 2013, : 323 - 325
  • [37] FPGA Implementation of a Novel Multi-rate QC-LDPC Encoder for DTMB Standard
    Wang, Fei
    Zhang, Peng
    Liu, Changyin
    ADVANCED DESIGN AND MANUFACTURING TECHNOLOGY III, PTS 1-4, 2013, 397-400 : 2024 - 2027
  • [38] An Automated Design Methodology for FPGA-based Multi-Gbps LDPC Decoders
    Duc Minh Pham
    Aziz, Syed Mahfuzul
    2012 15TH INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY (ICCIT), 2012, : 495 - 499
  • [39] Joint (3, k)-regular LDPC code and decoder/encoder design
    Parhi, KK
    IEEE TRANSACTIONS ON SIGNAL PROCESSING, 2004, 52 (04) : 1065 - 1079
  • [40] FPGA Implementation of FEC Encoder with BCH & LDPC codes for DVB S2 System
    Digdarsini, Durga
    Mishra, Deepak
    Mehta, Sanjay
    Ram, T. V. S.
    2019 6TH INTERNATIONAL CONFERENCE ON SIGNAL PROCESSING AND INTEGRATED NETWORKS (SPIN), 2019, : 78 - 81