FPGA based design of LDPC encoder

被引:0
|
作者
Zhang, Yang [1 ]
Wang, Xiu-Min [1 ]
Chen, Hao-Wei [1 ]
机构
[1] College of Information Engineering, China Jiliang University, Hangzhou 310018, China
关键词
Compendex;
D O I
暂无
中图分类号
学科分类号
摘要
Matrix algebra
引用
收藏
页码:1582 / 1586
相关论文
共 50 条
  • [41] A Survey of FPGA-Based LDPC Decoders
    Hailes, Peter
    Xu, Lei
    Maunder, Robert G.
    Al-Hashimi, Bashir M.
    Hanzo, Lajos
    IEEE COMMUNICATIONS SURVEYS AND TUTORIALS, 2016, 18 (02): : 1098 - 1122
  • [42] Design of irregular LDPC codes for flexible encoder and decoder hardware realization
    Kienle, Frank
    Brack, Torben
    Wehn, Norbert
    SOFTCOM 2006: INTERNATIONAL CONFERENCE ON SOFTWARE, TELECOMMUNICATIONS AND COMPUTER NETWORKS, 2006, : 296 - +
  • [43] A FPGA-based implementation of JPEG encoder
    Ayadi, Wadhah
    Elhamzi, Wajdi
    Atri, Mohamed
    2016 SECOND INTERNATIONAL IMAGE PROCESSING, APPLICATIONS AND SYSTEMS (IPAS), 2016,
  • [44] Cell Processor Based LDPC Encoder/Decoder for WiMAX Applications
    Abburi, Kiran Kumar
    PROCEEDINGS OF THE INTERNATIONAL CONFERENCE ON SOFT COMPUTING FOR PROBLEM SOLVING (SOCPROS 2011), VOL 2, 2012, 131 : 781 - 790
  • [45] Design and FPGA Implementation of a Quasi-Cyclic LDPC Decoder
    Zhao, Honglin
    Zhang, Haiyue
    COMMUNICATIONS, SIGNAL PROCESSING, AND SYSTEMS, 2019, 463 : 1832 - 1839
  • [46] Design, Analysis And FPGA Implementation LDPC Codes With BCH Codes
    Muthammal, R.
    Madhane, S. Srinivasa Rao
    2013 INTERNATIONAL CONFERENCE ON CURRENT TRENDS IN ENGINEERING AND TECHNOLOGY (ICCTET), 2013, : 242 - 244
  • [47] Design and FPGA Implementation of Residual Data in HEVC CABAC Encoder
    Wahiba, Menasri
    Abdellah, Skoudarli
    Azzaz, Mohamed Salah
    Aichouche, Belhadj
    2018 INTERNATIONAL CONFERENCE ON SIGNAL, IMAGE, VISION AND THEIR APPLICATIONS (SIVA), 2018,
  • [48] A solution for memory collision in semi-parallel FPGA-based LDPC decoder design
    Zarubica, Radivoje
    Wilson, Stephen G.
    Brown, Charles E.
    CONFERENCE RECORD OF THE FORTY-FIRST ASILOMAR CONFERENCE ON SIGNALS, SYSTEMS & COMPUTERS, VOLS 1-5, 2007, : 982 - +
  • [49] FPGA Implementation and Verification of LDPC Encoder with Weight (3,6) Approximate Lower Triangular Matrix
    Chen, Yi Hua
    Su, Meilin
    He, Jheng Shyuan
    PROCEEDINGS OF 2012 2ND INTERNATIONAL CONFERENCE ON COMPUTER SCIENCE AND NETWORK TECHNOLOGY (ICCSNT 2012), 2012, : 531 - 534
  • [50] Reconfigurable Architecture and Automated Design Flow for Rapid FPGA-based LDPC Code Emulation
    Li, Haoran
    Park, Youn Sung
    Zhang, Zhengya
    FPGA 12: PROCEEDINGS OF THE 2012 ACM-SIGDA INTERNATIONAL SYMPOSIUM ON FIELD PROGRAMMABLE GATE ARRAYS, 2012, : 167 - 170