Design of novel programmable divider with high speed and low noise

被引：0
|
作者：
Li, Xin [1 ]
Mu, Xin-Xin [1 ]
Lu, Ting [1 ]
Deng, Li [1 ]
机构：
[1] School of Information Science and Engineering, Shenyang University of Technology, Shenyang 110178, China
来源：
Shenyang Gongye Daxue Xuebao/Journal of Shenyang University of Technology | 2009年 / 31卷 / 04期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：477 / 480
相关论文
共 50 条
  • [1] A Novel 8.4 GHz, High Speed and Low Power Design of Programmable Divider in 180nm CMOS Technology
    Purohit, Smita
    Nirmal, Uma
    2019 2ND INTERNATIONAL CONFERENCE ON INTELLIGENT COMMUNICATION AND COMPUTATIONAL TECHNIQUES (ICCT), 2019, : 192 - 195
  • [2] A High Speed Programmable Frequency Divider
    Jiang, Ping
    Cheng, Ming
    Lu, Shengjun
    Lin, Jinshun
    PROCEEDINGS OF 2014 3RD ASIA-PACIFIC CONFERENCE ON ANTENNAS AND PROPAGATION (APCAP 2014), 2014, : 1130 - 1133
  • [3] Design of Low Power Consumption, High-Speed and Wide Division Ratio Range Programmable Frequency Divider
    Chen, Zhen
    Zhang, Youming
    Tang, Xusheng
    Li, Junjie
    Huang, Fengyi
    Jiang, Nan
    2020 THE 5TH IEEE INTERNATIONAL CONFERENCE ON INTEGRATED CIRCUITS AND MICROSYSTEMS (ICICM 2020), 2020, : 289 - 292
  • [4] HIGH-SPEED PROGRAMMABLE FREQUENCY-DIVIDER
    POTALUI, VP
    SEMANOV, BA
    INSTRUMENTS AND EXPERIMENTAL TECHNIQUES, 1987, 30 (03) : 593 - 594
  • [5] High Speed Wideband Low Phase Noise 2:1 Frequency Divider
    Lei, Xuemei
    Wang, Zhigong
    Wang, Keping
    2009 5TH INTERNATIONAL CONFERENCE ON WIRELESS COMMUNICATIONS, NETWORKING AND MOBILE COMPUTING, VOLS 1-8, 2009, : 2567 - 2570
  • [6] A novel low-power high-speed programmable dual modulus divider for PLL-based frequency synthesizer
    Sulaiman, MS
    Khan, N
    2002 IEEE INTERNATIONAL CONFERENCE ON SEMICONDUCTOR ELECTRONICS, PROCEEDINGS, 2002, : 77 - 81
  • [7] Design of a low power wide-band high resolution programmable frequency divider
    Yu, XP
    Do, MA
    Jia, L
    Ma, JG
    Yeo, KS
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2005, 13 (09) : 1098 - 1103
  • [8] Design of a Novel High Speed and Low kick back noise Dynamic Latch Comparator
    Yousefi, Hamide
    Mirsanei, Seyed Mehdi
    2020 28TH IRANIAN CONFERENCE ON ELECTRICAL ENGINEERING (ICEE), 2020, : 1806 - 1810
  • [9] A low phase noise DLL clock generator with a programmable dynamic frequency divider
    Du, Qingjin
    Zhuang, Jingcheng
    Kwasniewski, Tad
    2006 CANADIAN CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING, VOLS 1-5, 2006, : 735 - +
  • [10] Low power design of multi-modulus programmable frequency divider
    Wang, S. Y.
    Wu, X. L.
    Wu, J. H.
    Zhang, M.
    ELECTRONICS LETTERS, 2009, 45 (20) : 1017 - 1018
12345