A behavioral synthesis system for asynchronous circuits with bundled-data implementation

被引：0

作者：

Hamada, Naohiro ^{[1
]}

Shiga, Yuki ^{[1
]}

Konishi, Takao ^{[1
]}

Saito, Hiroshi ^{[1
]}

Yoneda, Tomohiro ^{[2
]}

Myers, Chris ^{[3
]}

Nanya, Takashi ^{[4
]}

机构：

[1] University of Aizu, Japan

[2] National Institute of Informatics, Japan

[3] University of Utah, United States

[4] University of Tokyo, Japan

来源：

IPSJ Transactions on System LSI Design Methodology | 2009年 / 2卷

关键词：

Asynchronous sequential logic - C (programming language) - Computer simulation languages;

D O I：

10.2197/ipsjtsldm.2.64

中图分类号：

学科分类号：

摘要：

引用

下载

页码：64 / 79

共 50 条

[1] A Behavioral Synthesis Method for Asynchronous Circuits with Bundled-data Implementation
Hamada, Naohiro
Shiga, Yuuki
Saito, Hiroshi
Yoneda, Tomohiro
Myers, Chris
Nanya, Takashi
2008 8TH INTERNATIONAL CONFERENCE ON APPLICATION OF CONCURRENCY TO SYSTEM DESIGN, PROCEEDINGS, 2008, : 50 - +
[2] Integration of Behavioral Synthesis and Floorplanning for Asynchronous Circuits with Bundled-Data Implementation
Hamada, Naohiro
Saito, Hiroshi
IEICE TRANSACTIONS ON ELECTRONICS, 2012, E95C (04): : 506 - 515
[3] A control circuit synthesis method for asynchronous circuits in bundled-data implementation
Konishi, Takao
Hamada, Naohiro
Saito, Hiroshi
2007 CIT: 7TH IEEE INTERNATIONAL CONFERENCE ON COMPUTER AND INFORMATION TECHNOLOGY, PROCEEDINGS, 2007, : 847 - +
[4] A Floorplan Method for Asynchronous Circuits with Bundled-data Implementation on FPGAs
Saito, Hiroshi
Hamada, Naohiro
Yoneda, Tomohiro
Nanya, Takashi
2010 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, 2010, : 925 - 928
[5] A Tool Set for the Design of Asynchronous Circuits with Bundled-data Implementation
Iizuka, Minoru
Hamada, Naohiro
Saito, Hiroshi
Yamaguchi, Ryoichi
Yoshinaga, Minoru
2011 IEEE 29TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2011, : 78 - 83
[6] A Floorplan Method for ASIC Designs of Asynchronous Circuits with Bundled-data Implementation
Iizuka, Minoru
Saito, Hiroshi
2013 IEEE 11TH INTERNATIONAL NEW CIRCUITS AND SYSTEMS CONFERENCE (NEWCAS), 2013,
[7] Static Timing Analysis of Asynchronous Bundled-Data Circuits
Gimenez, Gregoire
Cherkaoui, Abdelkarim
Cogniard, Guillaume
Fesquet, Laurent
2018 24TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2018, : 110 - 118
[8] Investigation of Asynchronous Pipeline Circuits Based on Bundled-Data Encoding: Implementation Styles, Behavioral Modeling,and Timing Analysis
Yu Zhou
Tsinghua Science and Technology, 2022, 27 (03) : 559 - 580
[9] Investigation of asynchronous pipeline circuits based on bundled-data encoding: Implementation styles, behavioral modeling, and timing analysis
Zhou, Yu
TSINGHUA SCIENCE AND TECHNOLOGY, 2022, 27 (03) : 559 - 580
[10] A cost-effective handshake protocol and its implementation for bundled-data asynchronous circuits
Shimizu, M
Abe, K
IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (01) : 280 - 287

← 1 2 3 4 5 →