A behavioral synthesis system for asynchronous circuits with bundled-data implementation

被引：0
|
作者：
Hamada, Naohiro [1 ]
Shiga, Yuki [1 ]
Konishi, Takao [1 ]
Saito, Hiroshi [1 ]
Yoneda, Tomohiro [2 ]
Myers, Chris [3 ]
Nanya, Takashi [4 ]
机构：
[1] University of Aizu, Japan
[2] National Institute of Informatics, Japan
[3] University of Utah, United States
[4] University of Tokyo, Japan
来源：
IPSJ Transactions on System LSI Design Methodology | 2009年 / 2卷
关键词：
Asynchronous sequential logic - C (programming language) - Computer simulation languages;
D O I：
10.2197/ipsjtsldm.2.64
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：64 / 79
相关论文
共 50 条
  • [21] A method to transform synchronous pipeline circuits to bundled-data asynchronous circuits using commercial EDA tools
    Wu, Hui
    Chen, Weijia
    Su, Zhe
    Wei, Shaojun
    He, Anping
    Chen, Hong
    2019 IEEE INTERNATIONAL CONFERENCE ON ELECTRON DEVICES AND SOLID-STATE CIRCUITS (EDSSC), 2019,
  • [22] Design of an Asynchronous Processor with Bundled-data Implementation on a Commercial Field Programmable Gate Array
    Furushima, Jukiya
    Nakajima, Masamitsu
    Saito, Hiroshi
    INFORMATICA-JOURNAL OF COMPUTING AND INFORMATICS, 2016, 40 (04): : 399 - 408
  • [23] A Bundled-Data Asynchronous Circuit Synthesis Flow Using a Commercial EDA Framework
    Gibiluka, Matheus
    Moreira, Matheus Trevisan
    Vilar Calazans, Ney Laert
    2015 EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN (DSD), 2015, : 79 - 86
  • [24] Control circuit templates for asynchronous bundled-data pipelines
    Tugsinavisut, S
    Beerel, PA
    DESIGN, AUTOMATION AND TEST IN EUROPE CONFERENCE AND EXHIBITION, 2002 PROCEEDINGS, 2002, : 1098 - 1098
  • [25] A novel design method for asynchronous bundled-data transfer circuits considering characteristics of delay variations
    Imai, Masashi
    Nanya, Takashi
    12TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2006, : 68 - 77
  • [26] Modified bundled-data as a new protocol for NoC asynchronous links
    Moghaddam, Soodeh Aghli
    Mohammadi, Siamak
    Maralani, Parviz Jabehdar
    MICROELECTRONICS JOURNAL, 2011, 42 (05) : 638 - 647
  • [27] A behavioral synthesis system for asynchronous circuits
    Sacker, M
    Brown, AD
    Rushton, AJ
    Wilson, PR
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2004, 12 (09) : 978 - 994
  • [28] New Asynchronous Protocols for Enhancing Area and Throughput in Bundled-Data Pipelines
    Simatic, Jean
    Cherkaoui, Abdelkarim
    Bastos, Rodrigo Possamai
    Fesquet, Laurent
    2016 29TH SYMPOSIUM ON INTEGRATED CIRCUITS AND SYSTEMS DESIGN (SBCCI), 2016,
  • [29] Accurate Assessment of Bundled-Data Asynchronous NoCs Enabled by a Predictable and Efficient Hierarchical Synthesis Flow
    Miorandi, Gabriele
    Balboni, Marco
    Nowick, Steven M.
    Bertozzi, Davide
    2017 23RD IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS (ASYNC), 2017, : 10 - 17
  • [30] An Asynchronous Bundled-Data Template With Current Sensing Completion Detection Technique
    Huang, Yuhao
    Xiao, Shanlin
    Li, Zhiyu
    Yu, Zhiyi
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (09) : 3904 - 3908
12345