Several high-speed and low-consumption BiCMOS OC gates and their wired-AND logic systems

被引：0
|
作者：
School of Electrical and Information Engineering, Jiangsu University, Zhenjiang 212013, China [1 ]
机构：
来源：
Jiangsu Daxue Xuebao Ziran Kexue Ban J. Jiangsu Univ. Nat. Sci. Ed. | 2007年 / 2卷 / 156-159期
关键词：
Digital system - Open collector (OC) gates;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
To meet the application needs of high-speed and low-energy consumption digital systems, several kinds of BiCMOS open collector (OC) gates were designed by means of modifying inner structure and by using optimal parameters, with which some wired-AND logic systems were connected, and the common upward-resistance RL expressions of these systems were deduced from 2 wired-AND equivalent circuits. The related analysis, simulation and the circuit experiment results have shown that the designed BiCMOS wired-AND logic systems can work properly within 2.6-4.0 V, the average speed is close to that of conventional TTL OC gate, the power consumption is lower than that of the conventional gate by 4.77-5.68 mW, and the delay-consumption product is reduced by an average of 45.5% as compared to the conventional gate at 60 MHz.
引用
收藏
相关论文
共 50 条
  • [41] A high-speed hybrid Full Adder with low power consumption
    Hemmati, Kamran Delfan
    Fallahpour, Mojtaba Behzad
    Golmakani, Abbas
    Hemmati, Kamyar Delfan
    IEICE ELECTRONICS EXPRESS, 2012, 9 (24): : 1900 - 1905
  • [42] High-speed and low-power ECL circuits design based on BiCMOS technology
    Wisetphanichkij, S
    Dejhan, K
    Cheevasuvit, F
    Soonyeekan, C
    APCCAS '98 - IEEE ASIA-PACIFIC CONFERENCE ON CIRCUITS AND SYSTEMS: MICROELECTRONICS AND INTEGRATING SYSTEMS, 1998, : 41 - 44
  • [43] LOGIC FUNCTIONAL LEVEL CONVERTER FOR HIGH-SPEED ADDRESS DECODER OF ECL I O BICMOS SRAMS
    NAKAMURA, K
    TAKADA, M
    TAKESHIMA, T
    FURUTA, K
    YAMAZAKI, T
    IMAI, K
    OHI, S
    SEKINE, Y
    MINATO, Y
    KIMOTO, H
    IEICE TRANSACTIONS ON COMMUNICATIONS ELECTRONICS INFORMATION AND SYSTEMS, 1991, 74 (04): : 845 - 852
  • [44] LOW-TEMPERATURE FET FOR LOW-POWER HIGH-SPEED LOGIC
    REES, H
    SANGHERA, GS
    WARRINER, RA
    ELECTRONICS LETTERS, 1977, 13 (06) : 156 - 158
  • [45] A High-Speed and Low-Energy-Consumption Processor for SVD-MIMO-OFDM Systems
    Iwaizumi, Hiroki
    Yoshizawa, Shingo
    Miyanaga, Yoshikazu
    VLSI DESIGN, 2013, 2013
  • [46] High-speed transimpedance amplifier with runtime adaptive bandwidth and power consumption in 0.13 μm SiGe BiCMOS
    Schoeniger, D.
    Henker, R.
    Ellinger, F.
    ELECTRONICS LETTERS, 2016, 52 (02) : 154 - 155
  • [47] High-Speed Low-Power FinFET Based Domino Logic
    Rasouli, Seid Hadi
    Koike, Hanpei
    Banerjee, Kaustav
    PROCEEDINGS OF THE ASP-DAC 2009: ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE 2009, 2009, : 829 - +
  • [48] GAAS MOSFET FOR LOW-POWER HIGH-SPEED LOGIC APPLICATIONS
    MIMURA, T
    YOKOYAMA, N
    KUSAKAWA, H
    SUYAMA, K
    FUKUTA, M
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 1979, 26 (11) : 1828 - 1828
  • [49] High-speed and low-power electronic systems
    Schiopu, P
    Schiopu, CL
    24TH INTERNATIONAL SPRING SEMINAR ON ELECTRONICS TECHNOLOGY: CONCURRENT ENGINEERING IN ELECTRONIC PACKAGING, CONFERENCE PROCEEDINGS, 2001, : 92 - 96
  • [50] ULTRA LOW-VOLTAGE AND HIGH-SPEED CMOS FULL ADDER USING FLOATING-GATES AND MULTIPLE-VALUED LOGIC
    Berg, Y.
    2011 41ST IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL), 2011, : 259 - 262
12345