Several high-speed and low-consumption BiCMOS OC gates and their wired-AND logic systems

被引：0

作者：

School of Electrical and Information Engineering, Jiangsu University, Zhenjiang 212013, China ^{[1
]}

机构：

来源：

Jiangsu Daxue Xuebao Ziran Kexue Ban J. Jiangsu Univ. Nat. Sci. Ed. | 2007年 / 2卷 / 156-159期

关键词：

Digital system - Open collector (OC) gates;

D O I：

暂无

中图分类号：

学科分类号：

摘要：

To meet the application needs of high-speed and low-energy consumption digital systems, several kinds of BiCMOS open collector (OC) gates were designed by means of modifying inner structure and by using optimal parameters, with which some wired-AND logic systems were connected, and the common upward-resistance RL expressions of these systems were deduced from 2 wired-AND equivalent circuits. The related analysis, simulation and the circuit experiment results have shown that the designed BiCMOS wired-AND logic systems can work properly within 2.6-4.0 V, the average speed is close to that of conventional TTL OC gate, the power consumption is lower than that of the conventional gate by 4.77-5.68 mW, and the delay-consumption product is reduced by an average of 45.5% as compared to the conventional gate at 60 MHz.

引用

共 50 条

[31] Silicon-based all-optical logic gates and memories for low-latency, high-speed cryptography
Agha, Imad
2018 IEEE PHOTONICS CONFERENCE (IPC), 2018,
[32] NEW HIGH-SPEED CMOS LOGIC - FASTER SPEED AND LOW-POWER
CRAIG, S
ELECTRONIC ENGINEERING, 1981, 53 (660): : 29 - &
[33] Low-cost, high-efficiency, and high-speed SiGe phototransistors in commercial BiCMOS
Yin, T
Pappu, AM
Apsel, AB
IEEE PHOTONICS TECHNOLOGY LETTERS, 2006, 18 (1-4) : 55 - 57
[34] High-Speed and Low-Power Logic for SAR ADC
Xu, Daiguo
Xu, Shiliu
2017 17TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT 2017), 2017, : 1166 - 1170
[35] HIGH-SPEED GAAS LOGIC SYSTEMS REQUIRE SPECIAL PACKAGING
GHEEWALA, T
MACMILLAN, D
EDN MAGAZINE-ELECTRICAL DESIGN NEWS, 1984, 29 (10): : 135 - &
[36] Low-power and high-speed advantages of DRAM-logic integration for multimedia systems
Watanabe, T
Fujita, R
Yanagisawa, K
IEICE TRANSACTIONS ON ELECTRONICS, 1997, E80C (12): : 1523 - 1531
[37] BIPOLAR HIGH-SPEED LOW-POWER GATES WITH DOUBLE IMPLANTED TRANSISTORS
GRAUL, J
KAISER, H
WILHELM, WJ
RYSSEL, H
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1975, 10 (04) : 201 - 204
[38] Low-Power and High-Speed Technique for logic Gates in 20nm Double-Gate FinFET Technology
Priydarshi, A.
Chattopadhyay, M. K.
INTERNATIONAL CONFERENCE ON RECENT TRENDS IN PHYSICS 2016 (ICRTP2016), 2016, 755
[39] Design and analysis of XOR gates for high-speed and low-jitter applications
Bui, Hung Tien
Savaria, Yvon
WMSCI 2005: 9TH WORLD MULTI-CONFERENCE ON SYSTEMICS, CYBERNETICS AND INFORMATICS, VOL 6, 2005, : 60 - 65
[40] High-speed, low-power BiCMOS comparator using a pMOS variable load
Boni, A
Morandi, C
IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1998, 33 (01) : 143 - 146

← 1 2 3 4 5 →