A single/double precision floating-point multiplier design for multimedia applications

被引：0
|
作者：
Mersin University, Engineering Faculty, Department of Computer Science, 33342, Mersin, Turkey [1 ]
不详 [2 ]
机构：
来源：
Istanb. Univ. J. Electr. Electron. Eng. | 2009年 / 1卷 / 827-831期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
下载
收藏
相关论文
共 50 条
  • [41] A fully synthesizable single-precision, floating-point adder/substractor and multiplier in VHDL for general and educational use
    Marcus, G
    Hinojosa, P
    Avila, A
    Nolazco-Flores, J
    ICCDCS 2004: Fifth International Caracas Conference on Devices, Circuits and Systems, 2004, : 319 - 323
  • [42] A Reconfigurable Approximate Floating-Point Multiplier with kNN
    Cho, Younggyun
    Lu, Mi
    2020 17TH INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC 2020), 2020, : 117 - 118
  • [43] A Combined Decimal and Binary Floating-point Multiplier
    Tsen, Charles
    Gonzalez-Navarro, Sonia
    Schulte, Michael
    Hickmann, Brian
    Compton, Katherine
    2009 20TH IEEE INTERNATIONAL CONFERENCE ON APPLICATION-SPECIFIC SYSTEMS, ARCHITECTURES AND PROCESSORS, 2009, : 8 - +
  • [44] A new architecture of a fast floating-point multiplier
    Zhou, X
    Tang, ZM
    ADVANCED PARALLEL PROCESSING TECHNOLOGIES, PROCEEDINGS, 2003, 2834 : 23 - 30
  • [45] Logarithm-approximate floating-point multiplier
    Rezaei, Samaneh
    Omidi, Reza
    Azarpeyvand, Ali
    MICROELECTRONICS JOURNAL, 2022, 127
  • [46] Truncated Wallace Based Single Precision Floating Point Multiplier
    Sharma, Abhay
    Rawat, Tarun Kumar
    2018 7TH INTERNATIONAL CONFERENCE ON RELIABILITY, INFOCOM TECHNOLOGIES AND OPTIMIZATION (TRENDS AND FUTURE DIRECTIONS) (ICRITO) (ICRITO), 2018, : 407 - 411
  • [47] Variable-Precision Approximate Floating-Point Multiplier for Efficient Deep Learning Computation
    Zhang, Hao
    Ko, Seok-Bum
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2022, 69 (05) : 2503 - 2507
  • [48] Dual-Mode Double Precision/Two-Parallel Single Precision Floating Point Multiplier Architecture
    Jaiswal, Manish Kumar
    So, Hayden K. -H
    2015 IFIP/IEEE INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION (VLSI-SOC), 2015, : 213 - 218
  • [49] Design and Implementation of Differential Evolution Algorithm on FPGA for Double-Precision Floating-Point Representation
    Cortes-Antonio, Prometeo
    Rangel-Gonzalez, Josue
    Villa-Vargas, Luis A.
    Antonio Ramirez-Salinas, Marco
    Molina-Lozano, Heron
    Batyrshin, Ildar
    ACTA POLYTECHNICA HUNGARICA, 2014, 11 (04) : 139 - 153
  • [50] ARBITRARY PRECISION FLOATING-POINT ARITHMETIC
    MOTTELER, FC
    DR DOBBS JOURNAL, 1993, 18 (09): : 28 - &
12345