共 50 条
- [21] An Area-Efficient Iterative Single-Precision Floating-Point Multiplier Architecture for FPGA GLSVLSI '19 - PROCEEDINGS OF THE 2019 ON GREAT LAKES SYMPOSIUM ON VLSI, 2019, : 87 - 92
- [22] Design and Implementation for Quadruple Precision Floating-point Multiplier Based on FPGA with Lower Resource Occupancy 2014 Fifth International Conference on Intelligent Systems Design and Engineering Applications (ISDEA), 2014, : 326 - 329
- [24] Design of Reversible Single Precision and Double Precision Floating Point Multipliers 2018 INTERNATIONAL CONFERENCE ON ADVANCED COMPUTATION AND TELECOMMUNICATION (ICACAT), 2018,
- [25] A Novel Rounding Algorithm for a High Performance IEEE 754 Double-Precision Floating-Point Multiplier 2020 IEEE 38TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD 2020), 2020, : 445 - 452
- [26] Design of field programmable gate array based real-time Double-precision floating-point matrix multiplier Zhejiang Daxue Xuebao (Gongxue Ban), 2008, 9 (1611-1615):
- [28] Improved Approximate Multipliers for Single-Precision Floating-Point Hardware Design 2022 IEEE 13TH LATIN AMERICAN SYMPOSIUM ON CIRCUITS AND SYSTEMS (LASCAS), 2022, : 9 - 12
- [29] Single-Precision Floating-Point Multiplier Design Using Quantum-Dot Cellular Automata with Power Dissipation Analysis ADVANCES IN SIGNAL PROCESSING AND COMMUNICATION ENGINEERING, ICASPACE 2021, 2022, 929 : 103 - 116
- [30] Accurate Floating-point Operation using Controlled Floating-point Precision 2011 IEEE PACIFIC RIM CONFERENCE ON COMMUNICATIONS, COMPUTERS AND SIGNAL PROCESSING (PACRIM), 2011, : 696 - 701