共 50 条
- [2] Systolic digit-serial multiplier IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (01): : 14 - 20
- [4] Efficient finite field digit-serial multiplier architecture for cryptography applications DESIGN, AUTOMATION AND TEST IN EUROPE, CONFERENCE AND EXHIBITION 2001, PROCEEDINGS, 2001, : 812 - 812
- [6] High-performance digit-serial complex multiplier IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-ANALOG AND DIGITAL SIGNAL PROCESSING, 2000, 47 (06): : 570 - 572
- [8] Efficient Digit-Serial Multiplier Employing Karatsuba Algorithm GENETIC AND EVOLUTIONARY COMPUTING, VOL II, 2016, 388 : 221 - 231
- [9] Digit-serial structures for the shifted polynomial basis multiplication over binary extension fields ARITHMETIC OF FINITE FIELDS, PROCEEDINGS, 2008, 5130 : 103 - 116