Low cost quantum realization of reversible multiplier circuit

被引：67
|
作者：
Islam, M.S. [1 ]
Rahman, M.M. [1 ]
Begum, Z. [1 ]
Hafiz, M.Z. [1 ]
机构：
[1] Institute of Information Technology, University of Dhaka, Dhaka-1000, Bangladesh
来源：
Information Technology Journal | 2009年 / 8卷 / 02期
关键词：
D O I：
10.3923/itj.2009.208.213
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：208 / 213
相关论文
共 50 条
  • [41] Novel design of a fast reversible Wallace sign multiplier circuit in nanotechnology
    Akbar, Ehsan Pour Ali
    Haghparast, Majid
    Navi, Keivan
    MICROELECTRONICS JOURNAL, 2011, 42 (08) : 973 - 981
  • [42] Design and Performance Analysis for the Reversible Realization of Adder/Subtractor Circuit
    Shukla, Vandana
    Singh, O. P.
    Mishra, G. R.
    Tiwari, R. K.
    2017 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN COMPUTING AND COMMUNICATION TECHNOLOGIES (ICETCCT), 2017, : 162 - 167
  • [43] An Efficient Approach for Reversible Realization of 1:4 Demultiplexer Circuit
    Shukla, Vandana
    Singh, O. P.
    Mishra, G. R.
    Tiwari, R. K.
    2016 INTERNATIONAL CONFERENCE ON EMERGING TRENDS IN ELECTRICAL ELECTRONICS & SUSTAINABLE ENERGY SYSTEMS (ICETEESES), 2016, : 229 - 233
  • [44] Approximate Ternary Quantum Error Correcting Code with Low Circuit Cost
    Majumdar, Ritajit
    Sur-Kolay, Susmita
    2020 IEEE 50TH INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC (ISMVL 2020), 2020, : 34 - 39
  • [45] A New Gate for Low Cost Design of All-optical Reversible Logic Circuit
    Malav, Mukut Bihari
    Gupta, Shubham
    Jain, Sushi Chandra
    2015 INTERNATIONAL CONFERENCED ON CIRCUITS, POWER AND COMPUTING TECHNOLOGIES (ICCPCT-2015), 2015,
  • [46] Reducing Reversible Circuit Cost by Adding Lines
    Miller, D. Michael
    Wille, Robert
    Drechsler, Rolf
    JOURNAL OF MULTIPLE-VALUED LOGIC AND SOFT COMPUTING, 2012, 19 (1-3) : 185 - 201
  • [47] Reducing Reversible Circuit Cost by Adding Lines
    Miller, D. Michael
    Wille, Robert
    Drechsler, Rolf
    40TH IEEE INTERNATIONAL SYMPOSIUM ON MULTIPLE-VALUED LOGIC ISMVL 2010, 2010, : 217 - 222
  • [48] REALIZATION OF MAGNETIC FIELD REVERSIBLE QUANTUM HALL ARRAYS
    Koenemann, J.
    Ahlers, F. J.
    Pesel, E.
    Pierz, K.
    Schumacher, H. W.
    2010 CONFERENCE ON PRECISION ELECTROMAGNETIC MEASUREMENTS CPEM, 2010, : 631 - 632
  • [49] Design of Low Cost Latches Based on Reversible Quantum Dot Cellular Automata
    Banik, Debajyoty
    2016 SIXTH INTERNATIONAL SYMPOSIUM ON EMBEDDED COMPUTING AND SYSTEM DESIGN (ISED 2016), 2016, : 181 - 186
  • [50] A low quantum cost implementation of reversible binary-coded-decimal adder
    Thabah S.D.
    Saha P.
    Periodica polytechnica Electrical engineering and computer science, 2020, 64 (04): : 343 - 351
12345