共 50 条
- [1] A Novel Design of Reversible Multiplier Circuit INTERNATIONAL JOURNAL OF ENGINEERING, 2013, 26 (06): : 577 - 585
- [3] Two Novel Design Approaches for Optimized Reversible Multiplier Circuit 2019 5TH IEEE INTERNATIONAL WIE CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (WIECON-ECE 2019), 2019,
- [4] Inexact Signed Wallace Tree Multiplier Design Using Reversible Logic IEEE ACCESS, 2021, 9 : 108119 - 108130
- [5] A fast CMOS multiplier in nanotechnology Journal of Applied Sciences, 2008, 8 (13) : 2468 - 2473
- [6] Redundant design for Wallace multiplier IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2006, E89D (09): : 2512 - 2524
- [7] Design of Systolic Array Multiplier Circuit using Reversible Logic 2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 1670 - 1673
- [10] Design of defect tolerant Wallace multiplier 11TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2005, : 300 - 304