Novel design of a fast reversible Wallace sign multiplier circuit in nanotechnology

被引:29
|
作者
Akbar, Ehsan Pour Ali [2 ]
Haghparast, Majid [1 ]
Navi, Keivan [3 ]
机构
[1] Islamic Azad Univ, Shahre Rey Branch, Dept Comp Engn, Tehran, Iran
[2] Islamic Azad Univ, Dept Comp Engn, Dezful, Iran
[3] Shahid Beheshti Univ, Fac Elect & Comp Engn, Tehran, Iran
关键词
Reversible logic; ZS series gates; Reversible array multiplier; Wallace sign multiplier; LOGIC;
D O I
10.1016/j.mejo.2011.05.007
中图分类号
TM [电工技术]; TN [电子技术、通信技术];
学科分类号
0808 ; 0809 ;
摘要
Today, reversible logic is emerging as an intensely studied research topic, having applications in diverse fields, such as low-power design, optical information processing, and quantum computation. In this paper, we have proposed two reversible Wallace signed multiplier circuits through modified Baugh-Wooley approach, which are much better than the two available counterparts in all the terms. The multiplier is an essential building block for the construction of computational units of quantum computers. Besides, we need signed multiplier circuits for numerous operations. However, only two reversible signed multiplier circuits have been presented so far. In the first proposed architecture, our goals are to decrease the depth of the circuit and to increase the speed of the circuit. In the second proposed circuit, we aimed to improve the quantum cost, garbage outputs, and other parameters. All the proposed circuits are in the nanometric scales and can be used in the design of very complex systems. (C) 2011 Elsevier Ltd. All rights reserved.
引用
收藏
页码:973 / 981
页数:9
相关论文
共 50 条
  • [1] A Novel Design of Reversible Multiplier Circuit
    Moallem, P.
    Ehsanpour, M.
    INTERNATIONAL JOURNAL OF ENGINEERING, 2013, 26 (06): : 577 - 585
  • [2] An efficient design for reversible Wallace unsigned multiplier
    PourAliAkbar, Ehsan
    Mosleh, Mohammad
    THEORETICAL COMPUTER SCIENCE, 2019, 773 : 43 - 52
  • [3] Two Novel Design Approaches for Optimized Reversible Multiplier Circuit
    Afrin, Sadia
    Shihab, Fahim
    Sworna, Zarrin Tasnim
    2019 5TH IEEE INTERNATIONAL WIE CONFERENCE ON ELECTRICAL AND COMPUTER ENGINEERING (WIECON-ECE 2019), 2019,
  • [4] Inexact Signed Wallace Tree Multiplier Design Using Reversible Logic
    Raveendran, Sithara
    Edavoor, Pranose J.
    Kumar, Y. B. Nithin
    Vasantha, M. H.
    IEEE ACCESS, 2021, 9 : 108119 - 108130
  • [5] A fast CMOS multiplier in nanotechnology
    Assadi, Pooya
    Journal of Applied Sciences, 2008, 8 (13) : 2468 - 2473
  • [6] Redundant design for Wallace multiplier
    Namba, Kazuteru
    Ito, Hideo
    IEICE TRANSACTIONS ON INFORMATION AND SYSTEMS, 2006, E89D (09): : 2512 - 2524
  • [7] Design of Systolic Array Multiplier Circuit using Reversible Logic
    Madhulika, Chinthaparthi
    Nayak, V. Shiva Prasad
    Prasanth, Chaluvadi
    Praveen, Tumma Hemanth Sai
    2017 2ND IEEE INTERNATIONAL CONFERENCE ON RECENT TRENDS IN ELECTRONICS, INFORMATION & COMMUNICATION TECHNOLOGY (RTEICT), 2017, : 1670 - 1673
  • [8] OPTIMIZED REVERSIBLE MULTIPLIER CIRCUIT
    Haghparast, Majid
    Mohammadi, Majid
    Navi, Keivan
    Eshghi, Mohammad
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2009, 18 (02) : 311 - 323
  • [9] A novel reversible full adder circuit for nanotechnology based systems
    Haghparast, Majid
    Navi, Keivan
    Journal of Applied Sciences, 2007, 7 (24) : 3995 - 4000
  • [10] Design of defect tolerant Wallace multiplier
    Namba, K
    Ito, H
    11TH PACIFIC RIM INTERNATIONAL SYMPOSIUM ON DEPENDABLE COMPUTING, PROCEEDINGS, 2005, : 300 - 304