Study on Low Voltage and Low Power Consumption SAR ADC using Asynchronous Type SAR Composed of Delay Circuit

被引：0
|
作者：
Hino S. [1 ]
Uemi A. [2 ]
Masui Y. [2 ]
机构：
[1] Electrical and Electronic Engineering, Graduate School of Science and Technology, Hiroshima Institute of Technology, 2-1-1, Miyake, Saeki-ku, Hiroshima-shi, Hiroshima
[2] Department of Electronics and Computer Engineering, Faculty of Engineering, Hiroshima Institute of Technology, 2-1-1, Miyake, Saeki-ku, Hiroshima-shi, Hiroshima
来源：
IEEJ Transactions on Electronics, Information and Systems | 2019年 / 139卷 / 01期
基金：
日本学术振兴会;
关键词：
Asynchronous type; Double Boost technique; Low power; SAR ADC; Substrate bias effect;
D O I：
10.1541/ieejeiss.139.50
中图分类号：
学科分类号：
摘要：
In recent years, there is a movement to realize wireless sensor network by energy harvest. However, the power obtained by energy harvesting is very low. Therefore, ADC used for sensors need to have low power consumption. We realized low voltage and low power consumption by making the SAR ADC asynchronous by the delay circuit. © 2019 The Institute of Electrical Engineers of Japan.
引用
收藏
页码：50 / 55
页数：5
相关论文
共 50 条
  • [21] LOW POWER PIPELINED SAR ADC WITH LOADING-FREE ARCHITECTURE
    Wu, Jia-Jhang
    Chang, Soon-Jyh
    Lin, Sheng-Hsiung
    Huang, Chun-Po
    Huang, Guan-Ying
    2014 INTERNATIONAL SYMPOSIUM ON VLSI DESIGN, AUTOMATION AND TEST (VLSI-DAT), 2014,
  • [22] Low Power SAR ADC Design with Digital Background Calibration Algorithm
    Li, Shouping
    Chen, Jianjun
    Liang, Bin
    Guo, Yang
    SYMMETRY-BASEL, 2020, 12 (11): : 1 - 11
  • [23] Low Power Sigma Delta Converter with SAR ADC for Audio Frequencies
    Akcakaya, Feyyaz Melih
    Dundar, Gunhan
    2013 IEEE FAIBLE TENSION FAIBLE CONSOMMATION (FTFC), 2013,
  • [24] Design considerations for low power time-mode SAR ADC
    Fan, Hua
    Han, Xue
    Kobenge, Sekedi B.
    Wei, Qi
    Yang, Huazhong
    INTERNATIONAL JOURNAL OF CIRCUIT THEORY AND APPLICATIONS, 2014, 42 (07) : 707 - 730
  • [25] Reduction of Parasitic Capacitance Impact in Low-Power SAR ADC
    Zhang, Chenglong
    Wang, Haibo
    IEEE TRANSACTIONS ON INSTRUMENTATION AND MEASUREMENT, 2012, 61 (03) : 587 - 594
  • [26] High-Speed and Low-Power Logic for SAR ADC
    Xu, Daiguo
    Xu, Shiliu
    2017 17TH IEEE INTERNATIONAL CONFERENCE ON COMMUNICATION TECHNOLOGY (ICCT 2017), 2017, : 1166 - 1170
  • [27] A Low-Power and Performance-Efficient SAR ADC Design
    Mirzaie, Nahid
    Alzahmi, Ahmed
    Lin, Chung-Ching
    Kim, Insoo
    Byun, Gyung-Su
    PROCEEDINGS INTERNATIONAL SOC DESIGN CONFERENCE 2017 (ISOCC 2017), 2017, : 3 - 4
  • [28] Design of a Low-Power 12-bit SAR ADC
    Pilipko, Mikhail M.
    Manokhin, Mikhail E.
    PROCEEDINGS OF THE 2019 IEEE CONFERENCE OF RUSSIAN YOUNG RESEARCHERS IN ELECTRICAL AND ELECTRONIC ENGINEERING (EICONRUS), 2019, : 129 - 131
  • [29] Low power consumption and low area capacitor array for 16-bit 1-MS/s SAR ADC
    Wang, Hongyi
    Wang, Siyuan
    Yuan, Yidong
    Zhang, Guohe
    PROCEEDINGS OF 2018 IEEE 3RD ADVANCED INFORMATION TECHNOLOGY, ELECTRONIC AND AUTOMATION CONTROL CONFERENCE (IAEAC 2018), 2018, : 1003 - 1006
  • [30] A Low Voltage, Energy Efficient Supply Boosted SAR ADC For Biomedical Applications
    Mesgarani, Ali
    Ay, Suat U.
    2011 IEEE BIOMEDICAL CIRCUITS AND SYSTEMS CONFERENCE (BIOCAS), 2011, : 401 - 404
12345