Design of reliable and fast Schmitt trigger 10T SRAM cells using in-memory computing

被引：0
|
作者：
Rani, Mucherla Usha [1 ]
Reddy Siva Sankara, N. [2 ]
Rajendra Naik, B. [3 ]
机构：
[1] Dept. of ECE, ACE Engineering College, Telangana, Ghatkesar,501301, India
[2] Dept. of ECE, Vasavi College of Engineering, Ibrahimbagh, Telangana, Hyderabad,500031, India
[3] Dept. of ECE, Osmania University, Telangana, Hyderabad,500007, India
来源：
Engineering Research Express | 2024年 / 6卷 / 04期
关键词：
42;
D O I：
10.1088/2631-8695/ad80fd
中图分类号：
学科分类号：
摘要：
引用
收藏
相关论文
共 50 条
  • [41] Resonant Compute-In-Memory (rCIM) 10T SRAM Macro for Boolean Logic
    Challagundla, Dhandeep
    Bezzam, Ignatius
    Saha, Biprangshu
    Islam, Riadul
    2023 IEEE 41ST INTERNATIONAL CONFERENCE ON COMPUTER DESIGN, ICCD, 2023, : 110 - 117
  • [42] Analysis of Different SRAM Cell Topologies and Design of 10T SRAM Cell with Improved Read Speed
    Saxena, Nikhil
    Soni, Sonal
    JOURNAL OF ACTIVE AND PASSIVE ELECTRONIC DEVICES, 2016, 11 (01): : 41 - 51
  • [43] TAIM: Ternary Activation In-Memory Computing Hardware with 6T SRAM Array
    Kang, Nameun
    Kim, Hyungjun
    Oh, Hyunmyung
    Kim, Jae-Joon
    PROCEEDINGS OF THE 59TH ACM/IEEE DESIGN AUTOMATION CONFERENCE, DAC 2022, 2022, : 1081 - 1086
  • [44] An Aging-Aware CMOS SRAM Structure Design for Boolean Logic In-Memory Computing
    Chang, Wei
    Chen, Yu-Guang
    Huang, Po-Yeh
    Li, Jin-Fu
    34TH IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT TOLERANCE IN VLSI AND NANOTECHNOLOGY SYSTEMS (DFT 2021), 2021,
  • [45] Carbon Nanotube-Based CMOS SRAM: 1 kbit 6T SRAM Arrays and 10T SRAM Cells
    Kanhaiya, Pritpal S.
    Lau, Christian
    Hills, Gage
    Bishop, Mindy D.
    Shulaker, Max M.
    IEEE TRANSACTIONS ON ELECTRON DEVICES, 2019, 66 (12) : 5375 - 5380
  • [46] Fast In-Memory Cluster Computing of Sizeable Microarray using Spark
    Ray, Ransingh Biswajit
    Kumar, Mukesh
    Rath, Santanu Kumar
    2016 5TH INTERNATIONAL CONFERENCE ON RECENT TRENDS IN INFORMATION TECHNOLOGY (ICRTIT), 2016,
  • [47] Design of 32 × 32 (1 KB) SRAM array using 10T SRAM cell for portable low power biomedical applications
    Appikatla Phani Kumar
    Rohit Lorenzo
    Analog Integrated Circuits and Signal Processing, 2025, 123 (2)
  • [48] A Charge-domain 10T SRAM based In-Memory-Computing Macro for Low Energy and Highly Accurate DNN inference
    Kim, Joonhyung
    Park, Jongsun
    18TH INTERNATIONAL SOC DESIGN CONFERENCE 2021 (ISOCC 2021), 2021, : 89 - 90
  • [49] Design of 10T SRAM cell with improved read performance and expanded write margin
    Sachdeva, Ashish
    Tomar, V. K.
    IET CIRCUITS DEVICES & SYSTEMS, 2021, 15 (01) : 42 - 64
  • [50] A Reconfigurable 8T SRAM Macro for Bit-Parallel Searching and Computing In-Memory
    Chen, Yuzong
    Mu, Junjie
    Kim, Hyunjoon
    Lu, Lu
    Kim, Tony Tae-Hyoung
    2022 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS 22), 2022, : 2556 - 2560
12345