A Hardware Chaotic Neural Network with Gap Junction Models

被引:0
|
作者
Yamaguchi, Takuto [1 ]
Saeki, Katsutoshi [2 ]
机构
[1] Postdoctoral Course in Electronic Engineering, Graduate School of Science and Engineering, Nihon University, 7-24-1, Narashinodai, Chiba, Funabashi,274-8501, Japan
[2] Electronic Engineering, Science and Technology, Nihon University, 7-24-1, Narashinodai, Chiba, Funabashi,274-8501, Japan
关键词
Compilation and indexing terms; Copyright 2025 Elsevier Inc;
D O I
暂无
中图分类号
学科分类号
摘要
Associative processing - Efficiency - Small-world networks
引用
收藏
页码:580 / 587
相关论文
共 50 条
  • [21] Fault Models for Neural Hardware
    Singh, Amit Prakash
    Chandra, Pravin
    Rai, Chandra Sekhar
    2009 FIRST INTERNATIONAL CONFERENCE ON ADVANCES IN SYSTEM TESTING AND VALIDATION LIFECYCLE, 2009, : 7 - 12
  • [22] Classification of neural network hardware
    Computer Engineering Dep Eastern, Mediterranean Univ, Magosa, Cyprus
    Neural Network World, 1 (11-27):
  • [23] A chaotic neural network model
    Shuai, JW
    Chen, ZX
    Liu, RT
    Wu, BX
    CHINESE PHYSICS LETTERS, 1996, 13 (03): : 185 - 188
  • [24] An adaptive chaotic neural network
    Crook, N
    Scheper, TO
    PROCEEDING OF THE 2002 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-3, 2002, : 2580 - 2585
  • [25] Synchronization in a chaotic neural network
    Kyprianidis, IM
    Stouboulos, IN
    DSP 2002: 14TH INTERNATIONAL CONFERENCE ON DIGITAL SIGNAL PROCESSING PROCEEDINGS, VOLS 1 AND 2, 2002, : 1057 - 1060
  • [26] Chaotic Neural Network Reservoir
    Horio, Yoshihiko
    2019 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2019,
  • [27] A NEURAL NETWORK OF CHAOTIC OSCILLATORS
    INOUE, M
    FUKUSHIMA, S
    PROGRESS OF THEORETICAL PHYSICS, 1992, 87 (03): : 771 - 774
  • [28] Attacking a Joint Protection Scheme for Deep Neural Network Hardware Accelerators and Models
    Wilhelmstaetter, Simon
    Conrad, Joschua
    Upadhyaya, Devanshi
    Polian, Ilia
    Ortmanns, Maurits
    2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 144 - 148
  • [29] Design of a Chaotic Neural Network by Using Chaotic Nodes and NDRAM Network
    Taherkhani, A.
    Mohammadi, A.
    Seyyedsalehi, S. A.
    Davande, H.
    2008 IEEE INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS, VOLS 1-8, 2008, : 3500 - 3504
  • [30] Neural network models for combinatorial optimization: A survey of deterministic, stochastic and chaotic approaches
    Smith, KA
    Potvin, JY
    Kwok, T
    CONTROL AND CYBERNETICS, 2002, 31 (02): : 183 - 216