共 50 条
- [2] An overview memristor based hardware accelerators for deep neural network CONCURRENCY AND COMPUTATION-PRACTICE & EXPERIENCE, 2024, 36 (09):
- [4] SEALing Neural Network Models in Encrypted Deep Learning Accelerators 2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 1255 - 1260
- [5] Surrogate Model based Co-Optimization of Deep Neural Network Hardware Accelerators 2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 40 - 45
- [6] Special Session: Effective In-field Testing of Deep Neural Network Hardware Accelerators 2022 IEEE 40TH VLSI TEST SYMPOSIUM (VTS), 2022,
- [7] Exploring Quantization and Mapping Synergy in Hardware-Aware Deep Neural Network Accelerators 2024 27TH INTERNATIONAL SYMPOSIUM ON DESIGN & DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS, DDECS, 2024, : 1 - 6
- [9] Efficient Hardware Approximation for Bit-Decomposition Based Deep Neural Network Accelerators 2022 IEEE 35TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (IEEE SOCC 2022), 2022, : 77 - 82
- [10] Memory Requirements for Convolutional Neural Network Hardware Accelerators 2018 IEEE INTERNATIONAL SYMPOSIUM ON WORKLOAD CHARACTERIZATION (IISWC), 2018, : 111 - 121