An overview memristor based hardware accelerators for deep neural network

被引:4
|
作者
Gokgoz, Baki [1 ]
Gul, Fatih [2 ,4 ]
Aydin, Tolga [3 ]
机构
[1] Gumushane Univ, Torul Vocat Sch, Dept Comp Technol, Gumushane, Turkiye
[2] Recep Tayyip Erdogan Univ, Fac Engn & Architecture, Elect & Elect Engn, Rize, Turkiye
[3] Ataturk Univ, Fac Engn, Comp Engn, Erzurum, Turkiye
[4] Recep Tayyip Erdogan Univ, Dept Elect Elect Engn, Rize, Turkiye
来源
关键词
AI accelerators; deep learning; memristors; neuromorphic computing; synapses; TIMING-DEPENDENT PLASTICITY; RANDOM-ACCESS MEMORY; SYNAPTIC PLASTICITY; SPIKING; CIRCUIT; CMOS; RECOGNITION; DEVICES; DESIGN; ARCHITECTURE;
D O I
10.1002/cpe.7997
中图分类号
TP31 [计算机软件];
学科分类号
081202 ; 0835 ;
摘要
The prevalence of artificial intelligence applications using artificial neural network architectures for functions such as natural language processing, text prediction, object detection, speech, and image recognition has significantly increased in today's world. The computational functions performed by artificial neural networks in classical applications require intensive and large-scale data movement between memory and processing units. Various software and hardware efforts are being made to perform these operations more efficiently. Despite these efforts, latency in data traffic and the substantial amount of energy consumed in data processing emerge as bottleneck disadvantages of the Von Neumann architecture. To overcome this bottleneck problem, it is necessary to develop hardware units specific to artificial intelligence applications. For this purpose, neuro-inspired computing chips are believed to provide an effective approach by designing and integrating a set of features inspired by neurobiological systems at the hardware level to address the problems arising in artificial intelligence applications. The most notable among these approaches is memristor-based neuromorphic computing systems. Memristors are seen as promising devices for hardware-level improvement in terms of speed and energy because they possess non-volatile memory and exhibit analog behavior. They enable effective storage and processing of synaptic weights, offering solutions for hardware-level development. Taking into account these advantages of memristors, this study examines the research conducted on artificial neural networks and hardware that can directly perform deep learning functions and mimic the biological brain, which is different from classical systems in today's context.
引用
收藏
页数:22
相关论文
共 50 条
  • [1] Hardware Approximate Techniques for Deep Neural Network Accelerators: A Survey
    Armeniakos, Giorgos
    Zervakis, Georgios
    Soudris, Dimitrios
    Henkel, Joerg
    ACM COMPUTING SURVEYS, 2023, 55 (04)
  • [2] An Overview of Energy-Efficient Hardware Accelerators for On-Device Deep-Neural-Network Training
    Lee, Jinsu
    Yoo, Hoi-Jun
    Yoo, Hoi-Jun (hjyoo@kaist.ac.kr), 2021, Institute of Electrical and Electronics Engineers Inc. (01): : 115 - 128
  • [3] Surrogate Model based Co-Optimization of Deep Neural Network Hardware Accelerators
    Woehrle, Hendrik
    Alvarez, Mariela De Lucas
    Schlenke, Fabian
    Walsemann, Alexander
    Karagounis, Michael
    Kirchner, Frank
    2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 40 - 45
  • [4] Efficient Hardware Approximation for Bit-Decomposition Based Deep Neural Network Accelerators
    Soliman, Taha
    Eldebiky, Amro
    De La Parra, Cecilia
    Guntoro, Andre
    Wehn, Norbert
    2022 IEEE 35TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (IEEE SOCC 2022), 2022, : 77 - 82
  • [5] An Overview of Efficient Interconnection Networks for Deep Neural Network Accelerators
    Nabavinejad, Seyed Morteza
    Baharloo, Mohammad
    Chen, Kun-Chih
    Palesi, Maurizio
    Kogel, Tim
    Ebrahimi, Masoumeh
    IEEE JOURNAL ON EMERGING AND SELECTED TOPICS IN CIRCUITS AND SYSTEMS, 2020, 10 (03) : 268 - 282
  • [6] Joint Protection Scheme for Deep Neural Network Hardware Accelerators and Models
    Zhou, Jingbo
    Zhang, Xinmiao
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2023, 42 (12) : 4518 - 4527
  • [7] Attacking a Joint Protection Scheme for Deep Neural Network Hardware Accelerators and Models
    Wilhelmstaetter, Simon
    Conrad, Joschua
    Upadhyaya, Devanshi
    Polian, Ilia
    Ortmanns, Maurits
    2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 144 - 148
  • [8] Overview of Memristor-Based Neural Network Design and Applications
    Ye, Longcheng
    Gao, Zhixuan
    Fu, Jinke
    Ren, Wang
    Yang, Cihui
    Wen, Jing
    Wan, Xiang
    Ren, Qingying
    Gu, Shipu
    Liu, Xiaoyan
    Lian, Xiaojuan
    Wang, Lei
    FRONTIERS IN PHYSICS, 2022, 10
  • [9] Memristor Crossbar Deep Network Implementation Based on a Convolutional Neural Network
    Yakopcic, Chris
    Alom, Md Zahangir
    Taha, Tarek M.
    2016 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2016, : 963 - 970
  • [10] Pruning of Deep Neural Networks for Fault-Tolerant Memristor-based Accelerators
    Chen, Ching-Yuan
    Chakrabarty, Krishnendu
    2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 889 - 894