共 50 条
- [2] An Overview of Energy-Efficient Hardware Accelerators for On-Device Deep-Neural-Network Training Yoo, Hoi-Jun (hjyoo@kaist.ac.kr), 2021, Institute of Electrical and Electronics Engineers Inc. (01): : 115 - 128
- [3] Surrogate Model based Co-Optimization of Deep Neural Network Hardware Accelerators 2021 IEEE INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2021, : 40 - 45
- [4] Efficient Hardware Approximation for Bit-Decomposition Based Deep Neural Network Accelerators 2022 IEEE 35TH INTERNATIONAL SYSTEM-ON-CHIP CONFERENCE (IEEE SOCC 2022), 2022, : 77 - 82
- [7] Attacking a Joint Protection Scheme for Deep Neural Network Hardware Accelerators and Models 2024 IEEE 6TH INTERNATIONAL CONFERENCE ON AI CIRCUITS AND SYSTEMS, AICAS 2024, 2024, : 144 - 148
- [9] Memristor Crossbar Deep Network Implementation Based on a Convolutional Neural Network 2016 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2016, : 963 - 970
- [10] Pruning of Deep Neural Networks for Fault-Tolerant Memristor-based Accelerators 2021 58TH ACM/IEEE DESIGN AUTOMATION CONFERENCE (DAC), 2021, : 889 - 894