A Hardware Chaotic Neural Network with Gap Junction Models

被引：0
|
作者：
Yamaguchi, Takuto [1 ]
Saeki, Katsutoshi [2 ]
机构：
[1] Postdoctoral Course in Electronic Engineering, Graduate School of Science and Engineering, Nihon University, 7-24-1, Narashinodai, Chiba, Funabashi,274-8501, Japan
[2] Electronic Engineering, Science and Technology, Nihon University, 7-24-1, Narashinodai, Chiba, Funabashi,274-8501, Japan
来源：
IEEJ Transactions on Electronics, Information and Systems | / 144卷 / 07期
关键词：
Compilation and indexing terms; Copyright 2025 Elsevier Inc;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
Associative processing - Efficiency - Small-world networks
引用
收藏
页码：580 / 587
相关论文
共 50 条
  • [31] Morlet Wavelet chaotic neural network with chaotic noise
    Xu, Yao-qun
    Zhang, Jia-hai
    Sun, Ming
    ADVANCED INTELLIGENT COMPUTING THEORIES AND APPLICATIONS: WITH ASPECTS OF CONTEMPORARY INTELLIGENT COMPUTING TECHNIQUES, 2007, 2 : 1275 - +
  • [32] Shannon Wavelet Chaotic Neural Network with Chaotic Noise
    Xu, Yao-qun
    Liu, Jian
    NINTH WUHAN INTERNATIONAL CONFERENCE ON E-BUSINESS, VOLS I-III, 2010, : 2133 - 2140
  • [33] Application of chaotic dynamics in a recurrent neural network to control: hardware implementation into a novel autonomous roving robot
    Yongtao Li
    Shuhei Kurata
    Shogo Morita
    So Shimizu
    Daigo Munetaka
    Shigetoshi Nara
    Biological Cybernetics, 2008, 99 : 185 - 196
  • [34] Application of chaotic dynamics in a recurrent neural network to control: hardware implementation into a novel autonomous roving robot
    Li, Yongtao
    Kurata, Shuhei
    Morita, Shogo
    Shimizu, So
    Munetaka, Daigo
    Nara, Shigetoshi
    BIOLOGICAL CYBERNETICS, 2008, 99 (03) : 185 - 196
  • [35] HARDWARE REALIZABLE MODELS OF NEURAL PROCESSING
    CLARKSON, TG
    GORSE, D
    TAYLOR, JG
    FIRST IEE INTERNATIONAL CONFERENCE ON ARTIFICIAL NEURAL NETWORKS, 1989, : 242 - 246
  • [36] Conversion of Artificial Neural Network to Spiking Neural Network for Hardware Implementation
    Chen, Yi-Lun
    Lu, Chih-Cheng
    Juang, Kai-Cheung
    Tang, Kea-Tiong
    2019 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - TAIWAN (ICCE-TW), 2019,
  • [37] Memristor models for chaotic neural circuits
    Corinto, F.
    Ascoli, A.
    Gilli, M.
    2012 INTERNATIONAL JOINT CONFERENCE ON NEURAL NETWORKS (IJCNN), 2012,
  • [38] MEMRISTOR MODELS IN A CHAOTIC NEURAL CIRCUIT
    Ascoli, Alon
    Corinto, Fernando
    INTERNATIONAL JOURNAL OF BIFURCATION AND CHAOS, 2013, 23 (03):
  • [39] Survey on Accelerating Neural Network with Hardware
    Chen G.
    Ma S.
    Guo Y.
    Jisuanji Yanjiu yu Fazhan/Computer Research and Development, 2019, 56 (02): : 240 - 253
  • [40] Hardware design and the fairness of a neural network
    Guo, Yuanbo
    Yan, Zheyu
    Yu, Xiaoting
    Kong, Qingpeng
    Xie, Joy
    Luo, Kevin
    Zeng, Dewen
    Wu, Yawen
    Jia, Zhenge
    Shi, Yiyu
    NATURE ELECTRONICS, 2024, 7 (08): : 714 - 723
12345