A novel delay-locked loop structure for DDR SDRAM controller

被引：0
|
作者：
Ye, Bo [1 ]
Luo, Min [1 ]
Wang, Zishi [2 ]
机构：
[1] Bell Labs, Shanghai 201203, China
[2] ASIC and System State Key Lab, Fudan University, Shanghai 200433, China
来源：
Guti Dianzixue Yanjiu Yu Jinzhan/Research and Progress of Solid State Electronics | 2008年 / 28卷 / 02期
关键词：
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：299 / 303
相关论文
共 50 条
  • [31] CORRELATORS WITH A PAIR OF ANALOG FILTERS FOR THE DELAY-LOCKED LOOP
    LEHMANN, K
    NTZ ARCHIV, 1983, 5 (05): : 157 - 164
  • [32] Timing Generator Using Dual Delay-Locked Loop
    Hwang, Chorng-Sii
    Chen, Ke-Han
    Tsao, Hen-Wai
    2009 IEEE NUCLEAR SCIENCE SYMPOSIUM CONFERENCE RECORD, VOLS 1-5, 2009, : 428 - 430
  • [33] BEHAVIOR OF A DELAY-LOCKED LOOP EMPLOYING A GENERAL CORRELATOR
    SAALFRANK, W
    NTZ ARCHIV, 1989, 11 (03): : 99 - 109
  • [34] A Programmable Delay-Locked Loop Based Clock Multiplier
    Lee, Sungken
    Park, Geontae
    Kim, Hyungtak
    Kim, Jongsun
    2012 INTERNATIONAL SOC DESIGN CONFERENCE (ISOCC), 2012, : 128 - 130
  • [35] Fast locking delay-locked loop using initial delay measurement
    Kim, T
    Wang, SH
    Kim, B
    ELECTRONICS LETTERS, 2002, 38 (17) : 950 - 951
  • [36] A novel false lock detection technique for a wide frequency range delay-locked loop
    Aibara, Y
    Imaizumi, E
    Takagishi, H
    Matsuura, T
    IEICE TRANSACTIONS ON FUNDAMENTALS OF ELECTRONICS COMMUNICATIONS AND COMPUTER SCIENCES, 2006, E89A (02) : 385 - 390
  • [37] Analogue delay-locked loop for spatial-phase locking
    Goodberlet, J
    Ferrera, J
    Smith, HI
    ELECTRONICS LETTERS, 1997, 33 (15) : 1269 - 1270
  • [38] A fractional delay-locked loop for on chip clock generation applications
    Torkzadeh, P.
    Tajalli, A.
    Atarodi, M.
    ASP-DAC 2005: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, VOLS 1 AND 2, 2005, : 1300 - 1303
  • [39] A 133 MHz Radiation-Hardened Delay-Locked Loop
    Sengupta, Rajat
    Vermeire, Bert
    Clark, Lawrence T.
    Bakkaloglu, Bertan
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2010, 57 (06) : 3626 - 3633
  • [40] A Check-and-Balance Scheme in Multiphase Delay-Locked Loop
    Chang, Shu-Yu
    Huang, Shi-Yu
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2024, 32 (07) : 1253 - 1262
12345