A Complete Design-for-Test Scheme for Reconfigurable Scan Networks

被引：0
|
作者：
Lylina, Natalia [1 ]
Wang, Chih-Hao [1 ]
Wunderlich, Hans-Joachim [1 ]
机构：
[1] Institute of Computer Architecture and Computer Engineering, University of Stuttgart, Stuttgart, Germany
来源：
Journal of Electronic Testing: Theory and Applications (JETTA) | 2022年 / 38卷 / 06期
关键词：
Design for testability;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：603 / 621
相关论文
共 50 条
  • [31] Design-for-test in a multiple substrate multichip module
    Jorgenson, JA
    Wagner, RJ
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 1997, 10 (1-2): : 97 - 108
  • [32] A new design-for-test technique for reducing SOC test time
    Rao, CVG
    Chowdhury, DR
    ASP-DAC 2003: PROCEEDINGS OF THE ASIA AND SOUTH PACIFIC DESIGN AUTOMATION CONFERENCE, 2003, : 879 - 882
  • [33] Design-for-test in a multiple substrate multichip module
    Jorgenson, Joel A.
    Wagner, Russell J.
    Journal of Electronic Testing: Theory and Applications (JETTA), 1997, 10 (1-2): : 97 - 108
  • [34] A reconfigurable broadcast scan compression scheme using relaxation based test vector decomposition
    El-Maleh, Aiman H.
    Ali, Mustafa Imran
    Al-Yamani, Ahmad A.
    PROCEEDINGS OF THE 16TH ASIAN TEST SYMPOSIUM, 2007, : 91 - 94
  • [35] DESIGN-FOR-TEST TECHNIQUES SUIT DIVERSE APPLICATIONS
    HESS, RD
    BERG, WC
    HOFFMAN, GB
    EDN, 1987, 32 (08) : 189 - &
  • [36] Design-For-Test in a Multiple Substrate Multichip Module
    Joel A. Jorgenson
    Russell J. Wagner
    Journal of Electronic Testing, 1997, 10 : 97 - 107
  • [37] A Secure Design-for-Test Infrastructure for Lifetime Security of SoCs
    Backer, Jerry
    Ali, Sk Subidh
    Rosenfeld, Kurt
    Hely, David
    Sinanoglu, Ozgur
    Karri, Ramesh
    2015 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2015, : 37 - 40
  • [38] Design-for-test (DfT) study on a current mode DAC
    Olbrich, T
    Mozuelos, R
    Richardson, A
    Bracho, S
    IEE PROCEEDINGS-CIRCUITS DEVICES AND SYSTEMS, 1996, 143 (06): : 374 - 379
  • [39] From design-for-test to design-for-debug-and-test: Analysis of requirements and limitations for 1149.1
    Alves, GR
    Ferreira, JMM
    17TH IEEE VLSI TEST SYMPOSIUM, PROCEEDINGS, 1999, : 473 - 480
  • [40] Test and design-for-test of mixed-signal integrated circuits
    Lubaszewski, M
    Huertas, JL
    INFORMATION TECHNOLOGY: SELECTED TUTORIALS, 2004, 157 : 183 - 212
12345