System Level Power Supply Induced Jitter Suppression for multi-lane high speed serial links

被引:0
|
作者
Kim, Goeun [1 ]
Lim, Doohee [1 ]
Das, Tamal [2 ]
Lee, Eunjung [3 ]
You, Sangin [4 ]
机构
[1] Samsung Electronics, S.LSI Division, Hwaseong-si, Korea, Republic of
[2] Samsung Electronics, Foundry IPD-PHY, Hwaseong-si, Korea, Republic of
[3] Samsung Electronics, Pkg Design Team, Hwaseong-si, Korea, Republic of
[4] Samsung Electronics, Foundry Design Technology Team, Hwaseong-si, Korea, Republic of
关键词
High speed serial links - Jitter sensitivity - Jitter transfer - Jitter transfer function - Power delivery network - Power integrity - Power supply - Power supply induced jitter;
D O I
暂无
中图分类号
学科分类号
摘要
9
引用
收藏
页码:1863 / 1868
相关论文
共 50 条
  • [21] Bit error rate estimation for improving jitter testing of high-speed serial links
    Hong, Dongwoo
    Cheng, Kwang-Ting
    2006 IEEE INTERNATIONAL TEST CONFERENCE, VOLS 1 AND 2, 2006, : 294 - +
  • [22] The very high-speed SpaceFibre multi-lane CoDec: Implementation and experimental performance evaluation
    Dinelli, Gianmarco
    Nannipieri, Pietro
    Marino, Antonino
    Fanucci, Luca
    Dello Sterpaio, Luca
    ACTA ASTRONAUTICA, 2021, 179 : 462 - 470
  • [23] Fast Jitter Tolerance Testing for High-Speed Serial Links in Post-Silicon Validation
    Viveros-Wacher, Andres
    Baca-Baylon, Ricardo
    Rangel-Patino, Francisco E.
    Silva-Cortes, Johana L.
    Vega-Ochoa, Edgar A.
    Rayas-Sanchez, Jose E.
    IEEE TRANSACTIONS ON ELECTROMAGNETIC COMPATIBILITY, 2022, 64 (02) : 516 - 523
  • [24] A CMOS High Speed Multi-Modulus Divider With Retiming for Jitter Suppression
    Gu, Qun Jane
    Gao, Zhuo
    IEEE MICROWAVE AND WIRELESS COMPONENTS LETTERS, 2013, 23 (10) : 554 - 556
  • [25] Cost-effective and Accurate Solution for Jitter Performance Test in High-speed Serial Links
    Lu, Ming
    CHINA SEMICONDUCTOR TECHNOLOGY INTERNATIONAL CONFERENCE 2011 (CSTIC 2011), 2011, 34 (01): : 907 - 912
  • [26] Generic System for characterization of BER and JTOL of High Speed Serial Links
    Damle, Pratik
    Mathur, Gaurav
    Sen, Apurva
    Kumar, Tejinder
    Malik, Rakesh
    Bansal, Parul
    2015 ANNUAL IEEE INDIA CONFERENCE (INDICON), 2015,
  • [27] System Level Jitter Characterization of High Speed I/O Systems
    Oh, Dan
    2012 IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY (EMC), 2012, : 173 - 178
  • [28] Review of EMI Mechanism and Suppression Methods in Power Supply System of High-speed Train
    Li H.
    Zhang C.
    Wang Z.
    Zhang Z.
    Zheng T.Q.
    Lu Y.
    Zhang J.
    Zhang B.
    Zhongguo Dianji Gongcheng Xuebao/Proceedings of the Chinese Society of Electrical Engineering, 2023, 43 (08): : 3137 - 3153
  • [29] Signal Integrity and Power Integrity Methodology for Robust Analysis of On-the-Board System for High Speed Serial Links
    Nagpal, Raj Kumar
    Malik, Rakesh
    Tripathi, Jai Narayan
    PROCEEDINGS OF THE 2009 12TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, ARCHITECTURES, METHODS AND TOOLS, 2009, : 742 - +
  • [30] RLWE-Oriented High-Speed Polynomial Multiplier Utilizing Multi-Lane Stockham NTT Algorithm
    Feng, Xiang
    Li, Shuguo
    Xu, Sufen
    IEEE TRANSACTIONS ON CIRCUITS AND SYSTEMS II-EXPRESS BRIEFS, 2020, 67 (03) : 556 - 559