System Level Power Supply Induced Jitter Suppression for multi-lane high speed serial links

被引:0
|
作者
Kim, Goeun [1 ]
Lim, Doohee [1 ]
Das, Tamal [2 ]
Lee, Eunjung [3 ]
You, Sangin [4 ]
机构
[1] Samsung Electronics, S.LSI Division, Hwaseong-si, Korea, Republic of
[2] Samsung Electronics, Foundry IPD-PHY, Hwaseong-si, Korea, Republic of
[3] Samsung Electronics, Pkg Design Team, Hwaseong-si, Korea, Republic of
[4] Samsung Electronics, Foundry Design Technology Team, Hwaseong-si, Korea, Republic of
关键词
High speed serial links - Jitter sensitivity - Jitter transfer - Jitter transfer function - Power delivery network - Power integrity - Power supply - Power supply induced jitter;
D O I
暂无
中图分类号
学科分类号
摘要
9
引用
收藏
页码:1863 / 1868
相关论文
共 50 条
  • [31] Voltage Mode Driver for Low Power Transmission of High Speed Serial AER Links
    Zamarreno-Ramos, Carlos
    Serrano-Gotarredona, Teresa
    Linares-Barranco, Bernabe
    Kulkarni, Raghavendra
    Silva-Martinez, Jose
    2011 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS (ISCAS), 2011, : 2433 - 2436
  • [32] Low Power Duty Cycle Adjustment Simple Method In High Speed Serial Links
    Melikyan, Vazgen
    Sahakyan, Arthur
    Hekimyan, Arsen
    Trdatyan, Davit
    Shishmanyan, Aram
    Khazhakyan, Tigran
    PROCEEDINGS OF 2015 IEEE EAST-WEST DESIGN & TEST SYMPOSIUM (EWDTS), 2015,
  • [33] A mixed signal Multi-Chip Module with high speed serial output links for the ATLAS level-1 Trigger
    Pfeiffer, U
    1999 IEEE NUCLEAR SCIENCE SYMPOSIUM - CONFERENCE RECORD, VOLS 1-3, 1999, : 589 - 593
  • [34] A mixed signal multi-chip module with high speed serial output links for the ATLAS level-1 trigger
    Pfeiffer, U
    IEEE TRANSACTIONS ON NUCLEAR SCIENCE, 2000, 47 (04) : 1463 - 1467
  • [35] Impact of Power Supply Noise on Clock Jitter in High-Speed DDR Memory Interfaces
    Monthie, Jim
    Sreekumar, Vineet
    Yashwante, Ranjit
    2013 26TH INTERNATIONAL CONFERENCE ON VLSI DESIGN AND 2013 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SYSTEMS (VLSID), 2013, : 262 - 266
  • [36] High-Speed MW-Class Generator With Multi-Lane Slotless Winding for Hybrid-Electric Aircraft
    Mikkelsen, Eirik Kvale
    Matveev, Alexey
    Noland, Jonas Kristiansen
    IEEE ACCESS, 2023, 11 : 84759 - 84771
  • [37] Analysis of Power Supply Induced Jitter of High Speed Output Buffer with On-Die Low-Dropout Voltage Regulator
    Sun, Yin
    Joo, Junho
    Lee, Jongjoo
    Kwon, Keeyoung
    Hwang, Chulsoon
    2021 JOINT IEEE INTERNATIONAL SYMPOSIUM ON ELECTROMAGNETIC COMPATIBILITY, SIGNAL & POWER INTEGRITY, AND EMC EUROPE (EMC+SIPI AND EMC EUROPE), 2021, : 318 - 322
  • [38] Influence of Clock Structure on EMI Level and Audio Clock Jitter During High-speed Serial Transmission
    Ikushima, Tsuyoshi
    Niiho, Tsutomu
    Shibata, Osamu
    Kato, Syuji
    Usuki, Naoshi
    2013 IEEE INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS (ICCE), 2013, : 502 - 505
  • [39] Multi-Rate Clock-Data Recovery Solution in High Speed Serial Links
    Vazgen, Melikyan
    Arthur, Sahakyan
    Aram, Shishmanyan
    Arsen, Hekimyan
    2015 IEEE 35TH INTERNATIONAL CONFERENCE ON ELECTRONICS AND NANOTECHNOLOGY (ELNANO), 2015, : 242 - 244
  • [40] Research on High-Speed Railway Traction Power Supply System Harmonic Resonance and Its Suppression Methods
    Xie, Xuqin
    Ruan, Baishui
    Zhang, Gang
    Liu, Zhigang
    PROCEEDINGS OF THE 2015 INTERNATIONAL CONFERENCE ON ELECTRICAL AND INFORMATION TECHNOLOGIES FOR RAIL TRANSPORTATION: ELECTRICAL TRACTION, 2016, 377 : 123 - 133