Routing Techniques in Network-On-Chip Based Multiprocessor-System-on-Chip for IOT: A Systematic Review

被引:0
|
作者
Muhsen Y.R. [1 ,2 ]
Husin N.A. [1 ]
Zolkepli M.B. [1 ]
Manshor N. [1 ]
Al-Hchaimi A.A.J. [3 ]
Albahri A.S. [4 ,5 ]
机构
[1] Department of Computer Science, Faculty of Computer Science and Information Technology, Universiti Putra Malaysia, Selangor, Serdang
[2] Technical Engineering College, Al-Ayen University, Thi-Qar
[3] Department of Electromechanical Systems Engineering, ThiQar Technical College, Southern Technical University, Basra
[4] Technical College, Imam Ja’afar Al-Sadiq University, Baghdad
[5] Iraqi Commission for Computers and Informatics (ICCI), Baghdad
关键词
MPSoC; NoC; Routing algorithms; Routing Techniques; System-on-Chip; TCCM;
D O I
10.52866/ijcsm.2024.05.01.014
中图分类号
学科分类号
摘要
Routing techniques (RTs) play a critical role in modern computing systems that use network-on-chip (NoC) communication infrastructure within multiprocessor system-on-chip (MPSoC) platforms. RTs contribute greatly to the successful performance of NoC-based MPSoCs due to traffic congestion avoidance, quality-of-service assurance, fault handling and optimisation of power usage. This paper outlines our efforts to catalogue RTs, limitations, recommendations and key challenges associated with these RTs used in NoC-based MPSoC systems for the IoT domain. We utilized the PRISMA method to collect data from credible resources, including IEEE Xplore ®, ScienceDirect, Association for Computing Machinery and Web of Science. Out of the 906 research papers reviewed, only 51 were considered relevant to the investigation on NoC RTs. The study addresses issues related to NoC routing and suggests new approaches for in-package data negotiating. In addition, it gives an overview of the recent research on routing strategies and numerous algorithms that can be used for NoC-based MPSoCs. The literature analysis addresses current obstacles and delineates potential future avenues, recommendations, and challenges analyzing techniques to assess performance utilizing metrics within the TCCM framework. © 2024 College of Education, Al-Iraqia University. All rights reserved.
引用
收藏
页码:181 / 204
页数:23
相关论文
共 50 条
  • [1] Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip
    Phanibhushana, Bharath
    Kundu, Sandip
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 487 - 492
  • [2] Network-on-Chip virtualization in Chip-Multiprocessor Systems
    Trivino, Francisco
    Sanchez, Jose L.
    Alfaro, Francisco J.
    Flich, Jose
    JOURNAL OF SYSTEMS ARCHITECTURE, 2012, 58 (3-4) : 126 - 139
  • [3] Traffic-Aware Application Mapping for Network-on-Chip based Multiprocessor System-on-Chip
    Yang, Lei
    Liu, Weichen
    Jiang, Weiwen
    Zhang, Wei
    Li, Mengquan
    Yi, Juan
    Liu, Duo
    Sha, Edwin H. -M.
    2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 571 - 576
  • [4] 3-D Mesh-Based Optical Network-on-Chip for Multiprocessor System-on-Chip
    Ye, Yaoyao
    Xu, Jiang
    Huang, Baihan
    Wu, Xiaowen
    Zhang, Wei
    Wang, Xuan
    Nikdast, Mahdi
    Wang, Zhehui
    Liu, Weichen
    Wang, Zhe
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2013, 32 (04) : 584 - 596
  • [5] A Torus-Based Hierarchical Optical-Electronic Network-on-Chip for Multiprocessor System-on-Chip
    Ye, Yaoyao
    Xu, Jiang
    Wu, Xiaowen
    Zhang, Wei
    Liu, Weichen
    Nikdast, Mahdi
    ACM JOURNAL ON EMERGING TECHNOLOGIES IN COMPUTING SYSTEMS, 2012, 8 (01)
  • [6] Network-on-chip modeling for system-level multiprocessor simulation
    Madsen, J
    Mahadevan, S
    Virk, K
    Gonzalez, M
    RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2003, : 265 - 274
  • [7] DIMES: An iterative emulation platform for multiprocessor-system-on-chip designs
    Sakane, H
    Yakay, L
    Karna, V
    Leung, C
    Gao, GR
    2003 IEEE INTERNATIONAL CONFERENCE ON FIELD-PROGRAMMABLE TECHNOLOGY (FPT), PROCEEDINGS, 2003, : 244 - 251
  • [8] Online Resource Management in a Multiprocessor with a Network-on-Chip
    Moreira, Orlando
    Mol, Jacob Jan-David
    Bekooij, Marco
    APPLIED COMPUTING 2007, VOL 1 AND 2, 2007, : 1557 - +
  • [9] Parallel LDPC Decoding on a Network-on-Chip Based Multiprocessor Platform
    Hu, Wen-Hsiang
    Bahn, Jun Ho
    Bagherzadeh, Nader
    PROCEEDINGS OF THE 21ST INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, 2009, : 35 - +
  • [10] A Low-Power Fat Tree-based Optical Network-on-Chip for Multiprocessor System-on-Chip
    Gu, Huaxi
    Xu, Jiang
    Zhang, Wei
    DATE: 2009 DESIGN, AUTOMATION & TEST IN EUROPE CONFERENCE & EXHIBITION, VOLS 1-3, 2009, : 3 - +