Online Resource Management in a Multiprocessor with a Network-on-Chip

被引:0
|
作者
Moreira, Orlando [1 ]
Mol, Jacob Jan-David [1 ]
Bekooij, Marco [1 ]
机构
[1] Delft Univ Technol, Dept Comp Sci, NL-2600 GA Delft, Netherlands
关键词
D O I
暂无
中图分类号
TP39 [计算机的应用];
学科分类号
081203 ; 0835 ;
摘要
We propose an online resource allocation solution for multiprocessor systems-on-chip, that executes several real-time, streaming media jobs simultaneously. The system consists of up to 24 processors connected by an Ethereal [7] Network-on-Chip (NoC) of 4 to 12 routers. A job is a set of processing tasks connected by FIFO channels. Each job can be independently started or stopped by the user. Each job is annotated with resource budgets per computation task and communication channel which have been computed at compile-time. When a job is requested to start, resources that meet the required resource budgets have to be found. Because it is done online, allocation must be done with low-complexity algorithms. We do the allocation in two-steps. First, tasks are assigned to virtual tiles (VTs), while trying to minimise the total number of VTs and the total bandwidth used. In the second step, these VTs are mapped to real tiles, and network bandwidth allocation and routing are performed simultaneously. We show with simulations that introducing randomisation in the processing order yields a significant improvement in the percentage of mapping succdesses. In combination, these techniques allow 95% of the processor resources to be allocated while handling a large number of job arrivals and departures.
引用
收藏
页码:1557 / +
页数:2
相关论文
共 50 条
  • [1] Network-on-Chip virtualization in Chip-Multiprocessor Systems
    Trivino, Francisco
    Sanchez, Jose L.
    Alfaro, Francisco J.
    Flich, Jose
    JOURNAL OF SYSTEMS ARCHITECTURE, 2012, 58 (3-4) : 126 - 139
  • [2] Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip
    Phanibhushana, Bharath
    Kundu, Sandip
    2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 487 - 492
  • [3] Parallel LDPC Decoding on a Network-on-Chip Based Multiprocessor Platform
    Hu, Wen-Hsiang
    Bahn, Jun Ho
    Bagherzadeh, Nader
    PROCEEDINGS OF THE 21ST INTERNATIONAL SYMPOSIUM ON COMPUTER ARCHITECTURE AND HIGH PERFORMANCE COMPUTING, 2009, : 35 - +
  • [4] Network-on-chip modeling for system-level multiprocessor simulation
    Madsen, J
    Mahadevan, S
    Virk, K
    Gonzalez, M
    RTSS 2003: 24TH IEEE INTERNATIONAL REAL-TIME SYSTEMS SYMPOSIUM, PROCEEDINGS, 2003, : 265 - 274
  • [5] Network-on-Chip with an Arbitration Control for Balancing Throughputs in Multiprocessor Applications
    Samman, Faizal Arya
    2014 MAKASSAR INTERNATIONAL CONFERENCE ON ELECTRICAL ENGINEERING AND INFORMATICS (MICEEI), 2014, : 92 - 96
  • [6] Dynamic Power Management of Network-on-Chip
    Gigli, Stefano
    Montesi, Luca Casagrande
    Primavera, Andrea
    Conti, Massimo
    VLSI CIRCUITS AND SYSTEMS IV, 2009, 7363
  • [7] 3D Network-on-Chip with on-chip DRAM: An empirical analysis for future Chip Multiprocessor
    Xu, Thomas Canhao
    Yang, Bo
    Yin, Alexander Wei
    Liljeberg, Pasi
    Tenhunen, Hannu
    World Academy of Science, Engineering and Technology, 2010, 46 : 18 - 24
  • [8] Routing Techniques in Network-On-Chip Based Multiprocessor-System-on-Chip for IOT: A Systematic Review
    Muhsen Y.R.
    Husin N.A.
    Zolkepli M.B.
    Manshor N.
    Al-Hchaimi A.A.J.
    Albahri A.S.
    Iraqi Journal for Computer Science and Mathematics, 2024, 5 (01): : 181 - 204
  • [9] Transaction-aware network-on-chip resource reservation
    IME, Tsinghua University, China
    不详
    不详
    不详
    IEEE Comput. Archit. Lett., 2008, 2 (53-56):
  • [10] Traffic-Aware Application Mapping for Network-on-Chip based Multiprocessor System-on-Chip
    Yang, Lei
    Liu, Weichen
    Jiang, Weiwen
    Zhang, Wei
    Li, Mengquan
    Yi, Juan
    Liu, Duo
    Sha, Edwin H. -M.
    2015 IEEE 17TH INTERNATIONAL CONFERENCE ON HIGH PERFORMANCE COMPUTING AND COMMUNICATIONS, 2015 IEEE 7TH INTERNATIONAL SYMPOSIUM ON CYBERSPACE SAFETY AND SECURITY, AND 2015 IEEE 12TH INTERNATIONAL CONFERENCE ON EMBEDDED SOFTWARE AND SYSTEMS (ICESS), 2015, : 571 - 576