Network-on-Chip virtualization in Chip-Multiprocessor Systems

被引:6
|
作者
Trivino, Francisco [1 ]
Sanchez, Jose L. [1 ]
Alfaro, Francisco J. [1 ]
Flich, Jose [2 ]
机构
[1] Univ Castilla La Mancha, Dept Comp Syst, Albacete, Spain
[2] Univ Politecn Valencia, Parallel Architectures Grp, E-46071 Valencia, Spain
关键词
Chip Multiprocessor; Network-on-Chip; Virtualization;
D O I
10.1016/j.sysarc.2012.03.001
中图分类号
TP3 [计算技术、计算机技术];
学科分类号
0812 ;
摘要
It is expected that Chip Multiprocessor Systems (CMPs) will contain more and more cores in every new generation. However, applications for these systems do not scale at the same pace. In order to obtain a good CMP utilization several applications will need to coexist in the system and in those cases virtualization of the CMP system will become mandatory. In this paper we analyze two virtualization strategies at NoC-level aiming to isolate the traffic generated by each application to reduce or even eliminate interferences among messages belonging to different applications. The first model handles most interferences among messages with a virtual-channels (VCs) implementation reducing both execution time and network latency. However, using VCs results in area and power overhead due to the cost of control and buffer implementation. In contrast, the second model is based on the resource partitioning strategies which results in a space partitioning of the CMP chip in several regions. For this last model, Virtual-Regions (VR), we use a reconfiguration algorithm of the network that is able to dynamically adapt the network partitions in order to satisfy the application requirements. The paper shows a comparison of both models and identifies their main advantages and disadvantages. From our experimental results, we show that our proposal obtains in terms of execution time average improvements of 30% for parallel applications when compared to a baseline scenario. Moreover, when compared to a VCs implementation, our proposal improves the average execution time by 9% for parallel applications. (C) 2012 Elsevier B.V. All rights reserved.
引用
收藏
页码:126 / 139
页数:14
相关论文
共 50 条
  • [1] Multilevel Cache Modeling for Chip-Multiprocessor Systems
    Prieto, Pablo
    Puente, Valentin
    Gregorio, Jose-Angel
    [J]. IEEE COMPUTER ARCHITECTURE LETTERS, 2011, 10 (02) : 49 - 52
  • [2] Virtualization of Hardware Accelerators in a Network-on-Chip
    Wulf, Cornelia
    Haase, Julian
    Nickel, Matthias
    Goehringer, Diana
    [J]. 2023 26TH EUROMICRO CONFERENCE ON DIGITAL SYSTEM DESIGN, DSD 2023, 2023, : 726 - 733
  • [3] Network-on-Chip Design for Heterogeneous Multiprocessor System-on-Chip
    Phanibhushana, Bharath
    Kundu, Sandip
    [J]. 2014 IEEE COMPUTER SOCIETY ANNUAL SYMPOSIUM ON VLSI (ISVLSI), 2014, : 487 - 492
  • [4] RCMP: A Reconfigurable Chip-MultiProcessor architecture
    Boa, Raphael Fonte
    da Penha, Dulcinia Oliveira
    Amaral, Alexandre Marques
    De Souza, Marcio Oliveira Soares
    Martins, Carlos Augusto P. da Silva
    Ekel, Petr Yakovievitch
    [J]. FRONTIERS OF HIGH PERFORMANCE COMPUTING AND NETWORKING - ISPA 2006 WORKSHOPS, PROCEEDINGS, 2006, 4331 : 94 - 103
  • [5] On the evaluation of dense chip-multiprocessor architectures
    Villa, Francisco J.
    Acacio, Manuel E.
    Garcia, Jose M.
    [J]. 2006 INTERNATIONAL CONFERENCE ON EMBEDDED COMPUTER SYSTEMS: ARCHITECTURES, MODELING AND SIMULATION, PROCEEDINGS, 2006, : 21 - +
  • [6] Parallel simulation of chip-multiprocessor architectures
    Chidester, Matthew
    George, Alan
    [J]. ACM Transactions on Modeling and Computer Simulation, 2002, 12 (03): : 176 - 200
  • [7] Online Resource Management in a Multiprocessor with a Network-on-Chip
    Moreira, Orlando
    Mol, Jacob Jan-David
    Bekooij, Marco
    [J]. APPLIED COMPUTING 2007, VOL 1 AND 2, 2007, : 1557 - +
  • [8] A chip-multiprocessor architecture with speculative multithreading
    Krishnan, V
    Torrellas, J
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 1999, 48 (09) : 866 - 880
  • [9] Scaling up the atlas chip-multiprocessor
    Sassone, PG
    Wills, DS
    [J]. IEEE TRANSACTIONS ON COMPUTERS, 2005, 54 (01) : 82 - U1
  • [10] GALS-CMP: Chip-Multiprocessor for GALS Embedded Systems
    Nadeem, Muhammad
    Park, HeeJong
    Li, Zhenmin
    Biglari-Abhari, Morteza
    Salcic, Zoran
    [J]. ARCHITECTURE OF COMPUTING SYSTEMS - ARCS 2013, 2013, 7767 : 147 - 158