Routing Techniques in Network-On-Chip Based Multiprocessor-System-on-Chip for IOT: A Systematic Review

被引:0
|
作者
Muhsen Y.R. [1 ,2 ]
Husin N.A. [1 ]
Zolkepli M.B. [1 ]
Manshor N. [1 ]
Al-Hchaimi A.A.J. [3 ]
Albahri A.S. [4 ,5 ]
机构
[1] Department of Computer Science, Faculty of Computer Science and Information Technology, Universiti Putra Malaysia, Selangor, Serdang
[2] Technical Engineering College, Al-Ayen University, Thi-Qar
[3] Department of Electromechanical Systems Engineering, ThiQar Technical College, Southern Technical University, Basra
[4] Technical College, Imam Ja’afar Al-Sadiq University, Baghdad
[5] Iraqi Commission for Computers and Informatics (ICCI), Baghdad
关键词
MPSoC; NoC; Routing algorithms; Routing Techniques; System-on-Chip; TCCM;
D O I
10.52866/ijcsm.2024.05.01.014
中图分类号
学科分类号
摘要
Routing techniques (RTs) play a critical role in modern computing systems that use network-on-chip (NoC) communication infrastructure within multiprocessor system-on-chip (MPSoC) platforms. RTs contribute greatly to the successful performance of NoC-based MPSoCs due to traffic congestion avoidance, quality-of-service assurance, fault handling and optimisation of power usage. This paper outlines our efforts to catalogue RTs, limitations, recommendations and key challenges associated with these RTs used in NoC-based MPSoC systems for the IoT domain. We utilized the PRISMA method to collect data from credible resources, including IEEE Xplore ®, ScienceDirect, Association for Computing Machinery and Web of Science. Out of the 906 research papers reviewed, only 51 were considered relevant to the investigation on NoC RTs. The study addresses issues related to NoC routing and suggests new approaches for in-package data negotiating. In addition, it gives an overview of the recent research on routing strategies and numerous algorithms that can be used for NoC-based MPSoCs. The literature analysis addresses current obstacles and delineates potential future avenues, recommendations, and challenges analyzing techniques to assess performance utilizing metrics within the TCCM framework. © 2024 College of Education, Al-Iraqia University. All rights reserved.
引用
收藏
页码:181 / 204
页数:23
相关论文
共 50 条
  • [21] 3D Network-on-Chip with on-chip DRAM: An empirical analysis for future Chip Multiprocessor
    Xu, Thomas Canhao
    Yang, Bo
    Yin, Alexander Wei
    Liljeberg, Pasi
    Tenhunen, Hannu
    World Academy of Science, Engineering and Technology, 2010, 46 : 18 - 24
  • [22] Application driven routing for mesh based Network-on-Chip architectures
    Gogoi, Ankur
    Ghoshal, Bibhas
    Sachan, Akash
    Kumar, Rakesh
    Manna, Kanchan
    INTEGRATION-THE VLSI JOURNAL, 2022, 84 : 26 - 36
  • [23] A survey of routing algorithm for mesh Network-on-Chip
    Yue Wu
    Chao Lu
    Yunji Chen
    Frontiers of Computer Science, 2016, 10 : 591 - 601
  • [24] A Routing Aggregation for Load Balancing Network-on-Chip
    Zhou, Xiaofeng
    Liu, Lu
    Zhu, Zhangming
    Zhou, Duan
    JOURNAL OF CIRCUITS SYSTEMS AND COMPUTERS, 2015, 24 (09)
  • [25] A Novel Adaptive Routing Algorithm for Network-on-Chip
    Jia, Jia
    Zhou, Duan
    Zhang, Jianxian
    ADVANCED MATERIALS AND COMPUTER SCIENCE, PTS 1-3, 2011, 474-476 : 413 - +
  • [26] A survey of routing algorithm for mesh Network-on-Chip
    Yue WU
    Chao LU
    Yunji CHEN
    Frontiers of Computer Science, 2016, 10 (04) : 591 - 601
  • [27] Degradability Enabled Routing for Network-on-Chip Switches
    Schley, Gert
    Radetzki, Martin
    Kohler, Adan
    IT-INFORMATION TECHNOLOGY, 2010, 52 (04): : 201 - 208
  • [28] Fault tolerant source routing for network-on-chip
    Kim, Young Bok
    Kim, Yong-Bin
    DFT 2007: 22ND IEEE INTERNATIONAL SYMPOSIUM ON DEFECT AND FAULT-TOLERANCE IN VLSI SYSTEMS, PROCEEDINGS, 2007, : 12 - 20
  • [29] Network-on-Chip Routing Algorithms by Breaking Cycles
    Tang, Minghua
    Lin, Xiaola
    ALGORITHMS AND ARCHITECTURES FOR PARALLEL PROCESSING, PT 1, PROCEEDINGS, 2010, 6081 : 163 - 173
  • [30] Distributed Sensor Network-on-Chip for Performance Optimization of Soft-Error-Tolerant Multiprocessor System-on-Chip
    Liu, Weichen
    Zhang, Wei
    Wang, Xuan
    Xu, Jiang
    IEEE TRANSACTIONS ON VERY LARGE SCALE INTEGRATION (VLSI) SYSTEMS, 2016, 24 (04) : 1546 - 1559