An off-chip ESD protection strategy for high-speed USB interfaces

被引:0
|
作者
Wang, Jing-Min [1 ]
Lin, Chun-Ting [2 ]
机构
[1] Department of Electrical Engineering, St. John's University, Tam King Road, Tamsui District, New Taipei City, Taiwan
[2] Cipherlab Co. Ltd., Dunhua S. Road, Taipei, Taiwan
来源
关键词
EPSU - ESD protection - ESD robustness - Protection strategy - Protection techniques - Reliability problems - Universal serial bus - USB interface;
D O I
暂无
中图分类号
学科分类号
摘要
The electrostatic discharge (ESD) is one of the most important reliability problems in an electronic product. For Universal Serial Bus (USB) is a hot insertion and removal interface, its components are easily subject to ESD damage. This work focuses on the influence of the using of USB in plugging and/or unplugging impact arisen from ESD. Employing the off-chip protection technique and commercial protection products, the paper proposes an ESD Protection Strategy for USB (EPSU) to effectively enhance ESD robustness. The comparisons among these ESD protection designs are also discussed. Numerous experiments have been made, the EPSU is around 39.6% more efficient for improving the power trace test, 38.7% for the signal trace D+ test, 41.2% for the signal trace D-test, 39.0% for the GND test, and 39.9% for the shield test. All the ESD tests are complied with the test standard of IEC61000-4-2. To conclude, not but the least of USB, the protection strategy can also be applied to some other USB related electronic products.
引用
收藏
页码:243 / 252
相关论文
共 50 条
  • [1] An off-chip ESD protection for high-speed interfaces
    Notermans, Guido
    Ritter, Hans-Martin
    Utzig, Joachim
    Holland, Steffen
    Pan, Zhihao
    Wynants, Jochen
    Huiskamp, Paul
    Peters, Wim
    Laue, Burkhard
    2015 37TH ELECTRICAL OVERSTRESS/ELECTROSTATIC DISCHARGE SYMPOSIUM (EOS/ESD), 2015,
  • [2] Application of MIMO DF Equalization to High-Speed Off-Chip Communication
    Jacobs, Lennert
    Gucnach, Mamoun
    Moeneclaey, Marc
    IEEE EUROCON 2015 - INTERNATIONAL CONFERENCE ON COMPUTER AS A TOOL (EUROCON), 2015, : 302 - 305
  • [3] Modelling and simulation of off-chip communication architectures for high-speed packet processors
    Engel, Jacob
    Lacks, Daniel
    Kocak, Taskin
    JOURNAL OF SYSTEMS AND SOFTWARE, 2006, 79 (12) : 1701 - 1714
  • [4] MIMO Pre-Equalization and DFE for High-Speed Off-Chip Communication
    Jacobs, Lennert
    Guenach, Mamoun
    Moeneclaey, Marc
    2016 13TH INTERNATIONAL MULTI-CONFERENCE ON SYSTEMS, SIGNALS & DEVICES (SSD), 2016, : 177 - 182
  • [5] Modelling and simulation of off-chip communication architectures for high-speed packet processors
    Engel, J
    Lacks, D
    Kocak, T
    Proceedings of the Third IASTED International Conference on Circuits, Signals, and Systems, 2005, : 169 - 174
  • [6] High-speed driver with built-in self detection functions for off-chip transmission
    Heng-Shou Hsu
    Guan-Yu Lu
    Analog Integrated Circuits and Signal Processing, 2012, 73 : 397 - 408
  • [7] High-speed driver with built-in self detection functions for off-chip transmission
    Hsu, Heng-Shou
    Lu, Guan-Yu
    ANALOG INTEGRATED CIRCUITS AND SIGNAL PROCESSING, 2012, 73 (01) : 397 - 408
  • [8] ESD Protection for High-Speed Receiver Circuits
    Jack, Nathan
    Rosenbaum, Elyse
    2010 INTERNATIONAL RELIABILITY PHYSICS SYMPOSIUM, 2010, : 835 - 840
  • [9] High-speed stateful packet classifier based on TSS algorithm optimized for off-chip memories
    Orsak, Michal
    Benes, Tomas
    2021 24TH INTERNATIONAL SYMPOSIUM ON DESIGN AND DIAGNOSTICS OF ELECTRONIC CIRCUITS & SYSTEMS (DDECS), 2021, : 151 - 156
  • [10] ESD Protection Design for VBO-based High-speed Multimedia Interface Chip
    Li, Xiang
    Dong, Shurong
    Hu, Tao
    2017 IEEE 24TH INTERNATIONAL SYMPOSIUM ON THE PHYSICAL AND FAILURE ANALYSIS OF INTEGRATED CIRCUITS (IPFA), 2017,