A Study on the Effect of Hardware Trojans in the Performance of Network on Chip Architectures

被引：0

作者：

SCMS School of Engineering and Technology, Department of Computer Science and Engineering, Ernakulam, India ^{[1
]}

机构：

来源：

Int. Conf. Smart Comput. Commun.: Artif. Intell. (AI) Driven Appl. Smart World, ICSCC | 1600年 / 314-318期

关键词：

Engineering Village;

D O I：

8th International Conference on Smart Computing and Communications, ICSCC 2021

中图分类号：

学科分类号：

摘要：

Communication infrastructure - Malicious circuits - Network-on-chip architectures - Network-on-chip(NoC) - Security threats - Semiconductor industry - Sensitive informations - System functionality

引用

共 50 条

[41] A RISC-V SoC with Hardware Trojans: Case Study on Trojan-ing the On-Chip Protocol Conversion
Deb, Suman
Chattopadhyay, Anupam
Mendelson, Avi
2023 IFIP/IEEE 31ST INTERNATIONAL CONFERENCE ON VERY LARGE SCALE INTEGRATION, VLSI-SOC, 2023, : 68 - 73
[42] Network on chip for parallel DSP architectures
Jing, YL
Fan, XY
Gao, DY
Hu, J
EMBEDDED SOFTWARE AND SYSTEMS, PROCEEDINGS, 2005, 3820 : 265 - 274
[43] DOUBLE LOOP NETWORK ARCHITECTURES - A PERFORMANCE STUDY
RAGHAVENDRA, CS
SILVESTER, JA
IEEE TRANSACTIONS ON COMMUNICATIONS, 1985, 33 (02) : 185 - 187
[44] On-Chip Nanoscale Capacitor Decoupling Architectures for Hardware Security
Mayhew, Matthew
Muresan, Radu
IEEE TRANSACTIONS ON EMERGING TOPICS IN COMPUTING, 2014, 2 (01) : 4 - 15
[45] High-Performance Adaption of ARM Processors into Network-on-Chip Architectures
Tung Nguyen
Duy-Hieu Bui
Hai-Phong Phan
Trang-Trinh Dang
Xuan-Tu Tran
2013 IEEE 26TH INTERNATIONAL SOC CONFERENCE (SOCC), 2013, : 222 - 227
[46] Performance and Power Optimization through Data Compression in Network-on-Chip Architectures
Das, Reetuparna
Mishra, Asit K.
Nicopoulos, Chrysostomos
Park, Dongkook
Narayanan, Vijaykrishnan
Iyer, Ravishankar
Yousif, Mazin S.
Das, Chita R.
2008 IEEE 14TH INTERNATIONAL SYMPOSIUM ON HIGH PEFORMANCE COMPUTER ARCHITECTURE, 2008, : 198 - +
[47] Power and performance analysis of 3D network-on-chip architectures
Halavar, Bheemappa
Talawar, Basavaraj
COMPUTERS & ELECTRICAL ENGINEERING, 2020, 83
[48] Design Trade off and Performance Analysis of Router Architectures in Network-on-Chip
Latif, Jawwad
Chaudhry, Hassan Nazeer
Azam, Sadia
Baloch, Naveed Khan
10TH INTERNATIONAL CONFERENCE ON FUTURE NETWORKS AND COMMUNICATIONS (FNC 2015) / THE 12TH INTERNATIONAL CONFERENCE ON MOBILE SYSTEMS AND PERVASIVE COMPUTING (MOBISPC 2015) AFFILIATED WORKSHOPS, 2015, 56 : 421 - 426
[49] Case Study: Discovering Hardware Trojans Based on model checking
Zhao, Jianfeng
ICCNS 2018: PROCEEDINGS OF THE 8TH INTERNATIONAL CONFERENCE ON COMMUNICATION AND NETWORK SECURITY, 2018, : 64 - 68
[50] Evaluation of Performance Optimal Tree Based Application Specific Network on Chip Architectures
Yalamanchili, Kishore
Pasalapudi, Aditya
Dargar, Apurva
Mehrotra, Saransh
Ved, Harshal
2009 IEEE INTERNATIONAL ADVANCE COMPUTING CONFERENCE, VOLS 1-3, 2009, : 620 - +

← 1 2 3 4 5 →