A Study on the Effect of Hardware Trojans in the Performance of Network on Chip Architectures

被引：0

作者：

SCMS School of Engineering and Technology, Department of Computer Science and Engineering, Ernakulam, India ^{[1
]}

机构：

来源：

Int. Conf. Smart Comput. Commun.: Artif. Intell. (AI) Driven Appl. Smart World, ICSCC | 1600年 / 314-318期

关键词：

Engineering Village;

D O I：

8th International Conference on Smart Computing and Communications, ICSCC 2021

中图分类号：

学科分类号：

摘要：

Communication infrastructure - Malicious circuits - Network-on-chip architectures - Network-on-chip(NoC) - Security threats - Semiconductor industry - Sensitive informations - System functionality

引用

共 50 条

[31] Performance analysis of mixed communication architectures: Bus and Network-on-Chip
Gigli, Stefano
Conti, Massimo
VLSI CIRCUITS AND SYSTEMS IV, 2009, 7363
[32] Design of High Performance HMRPD Network on Chip Interconnect for Neuromorphic Architectures
Jayshree
Seetharaman, Gopalakrishnan
Pati, Debadatta
2020 3RD INTERNATIONAL CONFERENCE ON ENERGY, POWER AND ENVIRONMENT: TOWARDS CLEAN ENERGY TECHNOLOGIES (ICEPE 2020), 2021,
[33] Camellia: a Novel High Performance On-Chip Network for Multicore Architectures
Chu, Slo-Li
Shu, Sheng-Jie
Chen, Ching-Chung
Chen, Ching-Jung
2015 11TH INTERNATIONAL CONFERENCE ON SEMANTICS, KNOWLEDGE AND GRIDS (SKG), 2015, : 186 - 191
[34] Comparative Performance Evaluation of Power and Area Network on Chip (NoC) Architectures
Kalimuthu, A.
Karthikeyan, M.
2012 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL INTELLIGENCE AND COMPUTING RESEARCH (ICCIC), 2012, : 621 - 624
[35] Performance Evaluation of Reliability Aware Photonic Network-on-Chip Architectures
Kaliraj, Pradheep Khanna
Sieber, Patrick
Ganguly, Amlan
Datta, Ipshita
Datta, Debasish
2012 INTERNATIONAL GREEN COMPUTING CONFERENCE (IGCC), 2012,
[36] PIRATE: A framework for power/performance exploration of network-on-chip architectures
Palermo, C
Silvano, C
INTEGRATED CIRCUIT AND SYSTEM DESIGN: POWER AND TIMING MODELING, OPTIMIZATION AND SIMULATION, 2004, 3254 : 521 - 531
[37] Designing Subspecies of Hardware Trojans and Their Detection Using Neural Network Approach
Inoue, Tomotaka
Hasegawa, Kento
Kobayashi, Yuki
Yanagisawa, Masao
Togawa, Nozomu
2018 IEEE 8TH INTERNATIONAL CONFERENCE ON CONSUMER ELECTRONICS - BERLIN (ICCE-BERLIN), 2018,
[38] Exploiting State Obfuscation to Detect Hardware Trojans in NoC Network Interfaces
Frey, Jonathan
Yu, Qiaoyan
2015 IEEE 58TH INTERNATIONAL MIDWEST SYMPOSIUM ON CIRCUITS AND SYSTEMS (MWSCAS), 2015,
[39] Address Obfuscation to Protect against Hardware Trojans in Network-on-Chips
Mountford, Thomas
Dhavlle, Abhijitt
Tevebaugh, Andrew
Mansoor, Naseef
Dinakarrao, Sai Manoj Pudukotai
Ganguly, Amlan
Yakovlev, Alex
JOURNAL OF LOW POWER ELECTRONICS AND APPLICATIONS, 2023, 13 (03)
[40] Scaling Neural Network Performance through Customized Hardware Architectures on Reconfigurable Logic
Blott, Michaela
Preusser, Thomas B.
Fraser, Nicholas
Gambardella, Giulio
O'Brien, Kenneth
Umuroglu, Yaman
Leeser, Miriam
2017 IEEE 35TH INTERNATIONAL CONFERENCE ON COMPUTER DESIGN (ICCD), 2017, : 419 - 422

← 1 2 3 4 5 →