A Study on the Effect of Hardware Trojans in the Performance of Network on Chip Architectures

被引:0
|
作者
SCMS School of Engineering and Technology, Department of Computer Science and Engineering, Ernakulam, India [1 ]
机构
来源
Int. Conf. Smart Comput. Commun.: Artif. Intell. (AI) Driven Appl. Smart World, ICSCC | 1600年 / 314-318期
关键词
Engineering Village;
D O I
8th International Conference on Smart Computing and Communications, ICSCC 2021
中图分类号
学科分类号
摘要
Communication infrastructure - Malicious circuits - Network-on-chip architectures - Network-on-chip(NoC) - Security threats - Semiconductor industry - Sensitive informations - System functionality
引用
收藏
相关论文
共 50 条
  • [22] Detecting Hardware Trojans using On-chip Sensors in an ASIC Design
    Kelly, Shane
    Zhang, Xuehui
    Tehranipoor, Mohammed
    Ferraiuolo, Andrew
    JOURNAL OF ELECTRONIC TESTING-THEORY AND APPLICATIONS, 2015, 31 (01): : 11 - 26
  • [23] Detecting Hardware Trojans using On-chip Sensors in an ASIC Design
    Shane Kelly
    Xuehui Zhang
    Mohammed Tehranipoor
    Andrew Ferraiuolo
    Journal of Electronic Testing, 2015, 31 : 11 - 26
  • [24] High performance architectures for chip-to-chip communications on network line cards
    Engel, Jacob
    Kocak, Taskin
    JOURNAL OF HIGH SPEED NETWORKS, 2007, 16 (02) : 193 - 209
  • [25] DRMaSV: Enhanced Capability Against Hardware Trojans in Coarse Grained Reconfigurable Architectures
    Liu, Leibo
    Zhou, Zhuoquan
    Wei, Shaojun
    Zhu, Min
    Yin, Shouyi
    Mao, Shengyang
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2018, 37 (04) : 782 - 795
  • [26] Simulation and performance analysis of network on chip architectures using OPNET
    Ning, Wu
    Fen, Ge
    Qi, Wang
    ASICON 2007: 2007 7TH INTERNATIONAL CONFERENCE ON ASIC, VOLS 1 AND 2, PROCEEDINGS, 2007, : 1285 - 1288
  • [27] High Performance SDN Hardware Architectures and Their Uses in the Evolving Transport Network
    Kumar, Yatish
    2017 OPTICAL FIBER COMMUNICATIONS CONFERENCE AND EXHIBITION (OFC), 2017,
  • [28] A study of the effect of virtual channels on the performance of Network-on-Chip
    Bhaskar, Adusumilli Vijaya
    Venkatesh, Tiruchirai Gopalakrishnan
    2015 IEEE STUDENT CONFERENCE ON RESEARCH AND DEVELOPMENT (SCORED), 2015, : 255 - +
  • [29] Scaling the Performance of Tiled Processor Architectures with On-Chip-Network Topology
    Ren, Yongqing
    An, Hong
    Cong, Ming
    Xu, Guang
    Wang, Li
    INTERNATIONAL JOINT CONFERENCE ON COMPUTATIONAL SCIENCES AND OPTIMIZATION, VOL 1, PROCEEDINGS, 2009, : 77 - +
  • [30] A High-performance Network-on-Chip Topology for Neuromorphic Architectures
    Akbari, Nasrin
    Modarressi, Mehdi
    2017 IEEE INTERNATIONAL CONFERENCE ON COMPUTATIONAL SCIENCE AND ENGINEERING (CSE) AND IEEE/IFIP INTERNATIONAL CONFERENCE ON EMBEDDED AND UBIQUITOUS COMPUTING (EUC), VOL 2, 2017, : 9 - 16