Power-gating single-rail MOS current-mode logic circuits using high- threshold PMOS transistors as linear resistors

被引：0

|

作者：

Ningbo University, Ningbo, China ^{[1
]}

机构：

来源：

Open Autom. Control Syst. J. | / 1卷 / 328-340期

关键词：

Computer circuits;

D O I：

10.2174/1874444301406010328

中图分类号：

学科分类号：

摘要：

引用

收藏

相关论文

共 6 条

[1] Modeling and sizing of power-gating single-rail MOS current mode logic
[J]. Yang, D., 1600, Bentham Science Publishers B.V., P.O. Box 294, Bussum, 1400 AG, Netherlands (08):
[2] Single-rail MOS current mode logic circuits for low-power and high-speed applications
Li, Hong
Cao, Ruiping
Hu, Jianping
[J]. Advances in Information Sciences and Service Sciences, 2012, 4 (22): : 27 - 36
[3] Design of high-performance power-aware asynchronous pipelined circuits in MOS current-mode logic
Kwan, TW
Shams, M
[J]. 11TH IEEE INTERNATIONAL SYMPOSIUM ON ASYNCHRONOUS CIRCUITS AND SYSTEMS, PROCEEDINGS, 2005, : 23 - 32
[4] A low power current controllable single-input three-output current-mode filter using MOS transistors only
Safari, Leila
Minaei, Shahram
Metin, Bilgin
[J]. AEU-INTERNATIONAL JOURNAL OF ELECTRONICS AND COMMUNICATIONS, 2014, 68 (12) : 1205 - 1213
[5] Breaking the power-delay tradeoff: Design of low-power high-speed MOS current-mode logic circuits operating with reduced supply voltage
Badel, Stephane
Leblebici, Yusuf
[J]. 2007 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOLS 1-11, 2007, : 1871 - 1874
[6] A 200 MHz pipelined multiplier using 1.5 V-supply multiple-valued MOS current-mode circuits with dual-rail source-coupled logic
Hanyu, T
Kameyama, M
[J]. IEEE JOURNAL OF SOLID-STATE CIRCUITS, 1995, 30 (11) : 1239 - 1245