A GA-based buffer allocation algorithm for networks-on-chip architecture

被引：0
|
作者：
School of Electronic Information, Wuhan University, Wuhan 430079, China [1 ]
不详 [2 ]
机构：
来源：
Beijing Youdian Daxue Xuebao | 2009年 / 6卷 / 19-23期
关键词：
Network-on-chip;
D O I：
暂无
中图分类号：
学科分类号：
摘要：
引用
收藏
页码：19 / 23
相关论文
共 50 条
  • [1] Application Specific Buffer Allocation for Wormhole Routing Networks-on-Chip
    Wang Liwei
    Cao Yang
    Li Xiaohui
    Zhu Xiaohu
    2008 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLS 1 AND 2: VOL 1: COMMUNICATION THEORY AND SYSTEM, 2008, : 1312 - 1316
  • [2] A GA-based Fuzzy Rate Allocation Algorithm
    Goudarzi, Pejman
    Hassanzadeh, Reza
    2006 IEEE INTERNATIONAL CONFERENCE ON COMMUNICATIONS, VOLS 1-12, 2006, : 1 - 5
  • [3] A Three-Dimensional Networks-on-Chip Architecture with Dynamic Buffer Sharing
    Rezaei, Seyyed Hossein Seyyedaghaei
    Modarressi, Mehdi
    Daneshtalab, Masoud
    RoshaniSefat, Shervin
    2016 24TH EUROMICRO INTERNATIONAL CONFERENCE ON PARALLEL, DISTRIBUTED, AND NETWORK-BASED PROCESSING (PDP), 2016, : 771 - 776
  • [4] Power-Performance Analysis of Networks-on-Chip with Arbitrary Buffer Allocation Schemes
    Arjomand, Mohammad
    Sarbazi-Azad, Hamid
    IEEE TRANSACTIONS ON COMPUTER-AIDED DESIGN OF INTEGRATED CIRCUITS AND SYSTEMS, 2010, 29 (10) : 1558 - 1571
  • [5] Application-specific buffer space allocation for networks-on-chip router design
    Hu, JC
    Marculescu, R
    ICCAD-2004: INTERNATIONAL CONFERENCE ON COMPUTER AIDED DESIGN, IEEE/ACM DIGEST OF TECHNICAL PAPERS, 2004, : 354 - 361
  • [6] Buffer implementation for proteo networks-on-chip
    Saastamoinen, I
    Alho, M
    Nurmi, J
    PROCEEDINGS OF THE 2003 IEEE INTERNATIONAL SYMPOSIUM ON CIRCUITS AND SYSTEMS, VOL II: COMMUNICATIONS-MULTIMEDIA SYSTEMS & APPLICATIONS, 2003, : 113 - 116
  • [7] Dynamic Task Allocation in Networks-on-Chip
    Bindu, Agarwalla
    Kumar, Deka Jatindra
    ADVANCES IN WIRELESS, MOBILE NETWORKS AND APPLICATIONS, 2011, 154 : 158 - +
  • [8] Optimizing Buffer Usage for Networks-on-Chip Design
    Yin, Shouyi
    Liu, Leibo
    Wei, Shaojun
    2009 INTERNATIONAL CONFERENCE ON COMMUNICATIONS, CIRCUITS AND SYSTEMS PROCEEDINGS, VOLUMES I & II: COMMUNICATIONS, NETWORKS AND SIGNAL PROCESSING, VOL I/ELECTRONIC DEVICES, CIRUITS AND SYSTEMS, VOL II, 2009, : 981 - 985
  • [9] eXtended Torus routing algorithm for networks-on-chip: a routing algorithm for dynamically reconfigurable networks-on-chip
    Beldachi, Arash Farhadi
    Hollis, Simon
    Nunez-Yanez, Jose L.
    IET COMPUTERS AND DIGITAL TECHNIQUES, 2014, 8 (03): : 148 - 162
  • [10] Modern architecture for photonic networks-on-chip
    Sharma, Kapil
    Sehgal, Vivek Kumar
    JOURNAL OF SUPERCOMPUTING, 2020, 76 (12): : 9901 - 9921
12345